DataSheet.es    


PDF X76F041H-3 Data sheet ( Hoja de datos )

Número de pieza X76F041H-3
Descripción PASS TM SecureFlash
Fabricantes Xicor 
Logotipo Xicor Logotipo



Hay una vista previa y un enlace de descarga de X76F041H-3 (archivo pdf) en la parte inferior de esta página.


Total 21 Páginas

No Preview Available ! X76F041H-3 Hoja de datos, Descripción, Manual

APPLICATION NOTE
A V A I LABLE
AN83 • Development Tools XK76C
Password Access Security Supervisor
4K
X76F041
4 x 128 x 8 Bit
PASSTM SecureFlash
FEATURES
• 64-Bit Password Security
• Three Password Modes
—Secure Read Access
—Secure Write Access
—Secure Configuration Access
• Programmable Configuration
—Read, Write and Configuration Access
Passwords
—Multiple Array Access/Functionality
—Retry Register/Counter
• 8 Byte Sector Write
• (4) 1K Memory Arrays
• ISO Response to Reset
• Low Power CMOS
—50µA Standby Current
—3mA Active Current
• 1.8V to 3.6V or 5V “Univolt” Read and Program
Power Supply Versions
• High Reliability
—Endurance: 100,000 Cycles
—Data Retention: 100 Years
—ESD Protection: 2000V on All Pins
DESCRIPTION
The X76F041 is a password access security supervisor
device, containing four 128 x 8 bit SecureFlash arrays.
Access can be controlled by three 64-bit programmable
passwords, one for read operations, one for write opera-
tions and one for device configuration.
The X76F041 features a serial interface and software
protocol allowing operation on a simple two wire bus. The
bus signals are a clock input (SCL) and a bidirectional
data input and output (SDA). Access to the device is con-
trolled through a chip select input (CS), allowing any
number of devices to share the same bus.
The X76F041 also features a synchronous response to
reset; providing an automatic output of a pre-configured
32-bit data stream conforming to the ISO standard for
memory cards.
The X76F041 utilizes Xicor’s proprietary Direct WriteTM
cell, providing a minimum endurance of 100,000 cycles
per sector and a minimum data retention of 100 years.
FUNCTIONAL DIAGRAM
CS
SCL
SDA
RETRY
COUNTER
INTERFACE
LOGIC
RST
©Xicor, Inc. 1994, 1995, 1996 Patents Pending
7002-2.2 4/30/97 T3/C0/D0 SH
CHIP
ENABLE
DATA
TRANSFER
ARRAY ACCESS
ENABLE
PASSWORD ARRAY AND
PASSWORD VERIFICATION
LOGIC
ISO RESET RESPONSE
DATA REGISTER
CONFIGURATION
REGISTER
1
000–07F
080–0FF
100–17F
180–1FF
(4) 16 x 64
SECUREFLASH
ARRAYS
7002 ILL F01
Characteristics subject to change without notice

1 page




X76F041H-3 pdf
X76F041
The retry register must have a higher value than the retry
counter for correct device operation. If the retry counter
value is larger than the retry register and the retry
counter is enabled, the device will wrap around allowing
up to an additional 255 incorrect access attempts.
If the Retry counter enable bit is a “0”, then the retry
counter is disabled.
Retry Register/Counter
Both the retry register and retry counter are accessible in
the configuration mode and may be programmed with a
value of 0 to 255.
The difference between the retry register and the retry
counter is the number of access attempts allowed, there-
fore the retry counter must be programmed to a smaller
value than the retry register to prevent wrap around.
Figure 4. Data Validity During Write
DEVICE PROTOCOL
The X76F041 supports a bidirectional bus oriented pro-
tocol. The protocol defines any device that sends data
onto the bus as a transmitter, and the receiving device as
the receiver. The device controlling the transfer is a mas-
ter and the device being controlled is the slave. The mas-
ter will always initiate data transfers, and provide the
clock for both transmit and receive operations. Therefore,
the X76F041 will be considered a slave in all applica-
tions.
Start Condition
All commands except for response to reset are preceded
by the start condition, which is a HIGH to LOW transition
of SDA when SCL is HIGH. The X76F041 continuously
monitors the SDA and SCL lines for the start condition
and will not respond to any command until this condition
has been met.
SCL
SDA
Figure 5. Definition of Start and Stop
DATA STABLE DATA
CHANGE
SCL
7002 ILL F07
SDA
START BIT
STOP BIT
7002 ILL F08
NOTE: The part requires the SCL input to be LOW during non-active periods of operation. In other words, the SCL will need to be LOW prior to
any START condition and LOW after a STOP condition.This is also reflected in the timing diagram.
5

5 Page





X76F041H-3 arduino
X76F041
CONFIGURATION OPERATIONS
Configuration commands generally require the configu-
ration password. The exception is that programming a
new read/write password requires the old read/write
password and not the configuration password. In most
cases these operations will be performed by the equip-
ment manufacturer or end distributor of the equipment or
card.
Configuration Read/Write
Configuration read/write allows access to all of the non-
volatile memory arrays regardless of the contents of the
configuration registers. Access includes sector writes,
random and sequential reads using the same format as
normal reads and writes.
In general, the configuration read/write operation enables
access to any memory location that may otherwise be
limited. The configuration password, in this sense, is like
a master key that can override the limits caused by the
control partitioning of the arrays.
Figure 11. Configuration Write
SDA LINE
S
T
A
R
T
C
M
D
A
X
A
X
A
X
A
X
A
8
CONFIGURATION
A A A A A A A A PASSWORD 7
76543210
S
A AA
C CC
K KK
IF PASSWORD
MATCH THEN
DATA 0
DATA 1
DATA 2
AAAA
CCCC
KKKK
CONFIGURATION
PASSWORD 0
WAIT
tWC/ACK POLLING
AA
CC
KK
DATA X
S
T
O
P WAIT
S tWC
A
C
K
7002 ILL F14.1
Figure 12. Configuration Sequential Read
SDA LINE
IF PASSWORD
MATCH THEN
FIRST BYTE
S BLOCK ADDRESS
T
A
R
T
C
M
D
A
X
A
X
A
X
A
X
A
8
AAAAAAAA
76543210
CONFIGURATION
PASSWORD 7
S
A AA
C CC
K KK
SECURE
READ SETUP
S
T
A
RA A A A AA A A
T7 6 5 4 32 1 0
XXXXXXXXS
AA
CC
KK
DATA 0
A
C
K
CONFIGURATION
PASSWORD 0
WAIT
tWC/ACK POLLING
AA
CC
KK
DATA 1
DATA X
S
T
O
P
S
7002 ILL F15.3
11

11 Page







PáginasTotal 21 Páginas
PDF Descargar[ Datasheet X76F041H-3.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
X76F041H-3PASS TM SecureFlashXicor
Xicor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar