![]() |
|
Número de pieza | X28C64F | |
Descripción | 5 Volt/ Byte Alterable E2PROM | |
Fabricantes | Xicor | |
Logotipo | ![]() |
|
Hay una vista previa y un enlace de descarga de X28C64F (archivo pdf) en la parte inferior de esta página. Total 25 Páginas | ||
No Preview Available !
X28C64
64K
X28C64
8K x 8 Bit
5 Volt, Byte Alterable E2PROM
FEATURES
• 150ns Access Time
• Simple Byte and Page Write
—Single 5V Supply
—No External High Voltages or VPP Control
Circuits
—Self-Timed
—No Erase Before Write
—No Complex Programming Algorithms
—No Overerase Problem
• Low Power CMOS
—60mA Active Current Max.
—200µA Standby Current Max.
• Fast Write Cycle Times
—64 Byte Page Write Operation
—Byte or Page Write Cycle: 5ms Typical
—Complete Memory Rewrite: 0.625 sec. Typical
—Effective Byte Write Cycle Time: 78µs Typical
• Software Data Protection
• End of Write Detection
—DATA Polling
—Toggle Bit
• High Reliability
—Endurance: 100,000 Cycles
—Data Retention: 100 Years
• JEDEC Approved Byte-Wide Pinout
PIN CONFIGURATION
DESCRIPTION
The X28C64 is an 8K x 8 E2PROM, fabricated with
Xicor’s proprietary, high performance, floating gate
CMOS technology. Like all Xicor programmable non-
volatile memories the X28C64 is a 5V only device. The
X28C64 features the JEDEC approved pinout for byte-
wide memories, compatible with industry standard RAMs.
The X28C64 supports a 64-byte page write operation,
effectively providing a 78µs/byte write cycle and en-
abling the entire memory to be typically written in 0.625
seconds. The X28C64 also features DATA and Toggle
Bit Polling, a system software support scheme used to
indicate the early completion of a write cycle. In addi-
tion, the X28C64 includes a user-optional software data
protection mode that further enhances Xicor’s hard-
ware write protect capability.
Xicor E2PROMs are designed and tested for applica-
tions requiring extended endurance. Inherent data re-
tention is greater than 100 years.
NC
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
VSS
PLASTIC DIP
CERDIP
FLAT PACK
SOIC
1 28
2 27
3 26
4 25
5 24
6 23
7 22
X28C64
8 21
9 20
10 19
11 18
12 17
13 16
14 15
VCC
WE
NC
A8
A9
A11
OE
A10
CE
I/O7
I/O6
I/O5
I/04
I/O3
A6
A5
A4
A3
A2
A1
A0
NC
I/O0
3853 FHD F02
LCC
PLCC
4 3 2 1 32 31 30
5 29
6 28
7 27
8 26
9
X28C64
25
10 24
11 23
12 22
13 21
14 15 16 17 18 19 20
A8
A9
A11
NC
OE
A10
CE
I/O7
I/O6
3853 FHD F03
A2
A1
A0
I/O0
I/O1
I/O2
NC
VSS
NC
I/O3
I/O4
I/O5
I/O6
I/O7
CE
A10
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
TSOP
X28C64
32 A3
31 A4
30 A5
29 A6
28 A7
27 A12
26 NC
25 NC
24 VCC
23 NC
22 WE
21 NC
20 A8
19 A9
18 A11
17 OE
3853 ILL F23.1
© Xicor, Inc. 1991, 1995 Patents Pending
3853-2.7 4/2/96 T0/C3/D2 NS
1 Characteristics subject to change without notice
1 page ![]() ![]() X28C64
The Toggle Bit I/O6
Figure 4. Toggle Bit Bus Sequence
LAST
WE WRITE
CE
OE
I/O6
VOH
*
VOL
* Beginning and ending state of I/O6 will vary.
Figure 5. Toggle Bit Software Flow
LAST WRITE
LOAD ACCUM
FROM ADDR n
COMPARE
ACCUM WITH
ADDR n
HIGH Z
*
X28C64
READY
3853 FHD F14
The Toggle Bit can eliminate the software housekeeping
chore of saving and fetching the last address and data
written to a device in order to implement DATA Polling.
This can be especially helpful in an array comprised of
multiple X28C64 memories that is frequently updated.
Toggle Bit Polling can also provide a method for status
checking in multiprocessor applications. The timing
diagram in Figure 4 illustrates the sequence of events on
the bus. The software flow diagram in Figure 5 illustrates
a method for polling the Toggle Bit.
COMPARE
OK?
YES
X28C64
READY
NO
3853 FHD F15
5
5 Page ![]() ![]() X28C64
ENDURANCE AND DATA RETENTION
Parameter
Minimum Endurance
Data Retention
Min.
100,000
100
POWER-UP TIMING
Symbol
tPUR(3)
tPUW(3)
Parameter
Power-up to Read Operation
Power-up to Write Operation
Typ.(1)
100
5
CAPACITANCE TA = +25°C, f = 1MHz, VCC = 5V
Symbol
Parameter
CI/O(3)
CIN(3)
Input/Output Capacitance
Input Capacitance
Max.
10
6
Units
pF
pF
A.C. CONDITIONS OF TEST
Input Pulse Levels
0V to 3V
Input Rise and
Fall Times
Input and Output
Timing Levels
10ns
1.5V
3853 PGM T08.1
MODE SELECTION
CE OE WE
L LH
L HL
H XX
X LX
X XH
Mode
Read
Write
Standby and
Write Inhibit
Write Inhibit
Write Inhibit
EQUIVALENT A.C. LOAD CIRCUIT
SYMBOL TABLE
Units
Cycles
Years
3853 PGM T05.1
Units
µs
ms
3853 PGM T06
Test Conditions
VI/O = 0V
VIN = 0V
3853 PGM T07.1
I/O
DOUT
DIN
High Z
—
—
Power
Active
Active
Standby
—
—
3853 PGM T09
5V
OUTPUT
1.92KΩ
1.37KΩ
100pF
3853 FHD F20.3
WAVEFORM INPUTS
OUTPUTS
Must be
steady
May change
from LOW
to HIGH
May change
from HIGH
to LOW
Don’t Care:
Changes
Allowed
N/A
Will be
steady
Will change
from LOW
to HIGH
Will change
from HIGH
to LOW
Changing:
State Not
Known
Center Line
is High
Impedance
Note: (3) This parameter is periodically sampled and not 100% tested.
11
11 Page |
Páginas | Total 25 Páginas | |
PDF Descargar | [ Datasheet X28C64F.PDF ] |
Número de pieza | Descripción | Fabricantes |
X28C64 | 5 Volt/ Byte Alterable E2PROM | ![]() Xicor |
X28C64D | 5 Volt/ Byte Alterable E2PROM | ![]() Xicor |
X28C64D-15 | 5 Volt/ Byte Alterable E2PROM | ![]() Xicor |
X28C64D-20 | 5 Volt/ Byte Alterable E2PROM | ![]() Xicor |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
![]() Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
![]() Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |