DataSheet.es    


PDF X25043SI Data sheet ( Hoja de datos )

Número de pieza X25043SI
Descripción Programmable Watchdog Supervisory E2PROM
Fabricantes Xicor 
Logotipo Xicor Logotipo



Hay una vista previa y un enlace de descarga de X25043SI (archivo pdf) en la parte inferior de esta página.


Total 15 Páginas

No Preview Available ! X25043SI Hoja de datos, Descripción, Manual

APPLICATION NOTES
AVA I L A B L E
X25043/45AN11 • AN21
4K
X25043/45
512 x 8 Bit
Programmable Watchdog Supervisory E2PROM
FEATURES
Programmable Watchdog Timer
Low VCC Detection
Reset Signal Valid to VCC = 1V
1MHz Clock Rate
512 X 8 Bits Serial E2PROM
—4 Byte Page Mode
Low Power CMOS
—50µA Standby Current
—3mA Active Current
2.7V To 5.5V Power Supply
Block LockTM
—Protect 1/4, 1/2 or all of E2PROM Array
Built-in Inadvertent Write Protection
—Power-Up/Power-Down protection circuitry
—Write Latch
—Write Protect Pin
High Reliability
—Endurance: 100,000 cycles per byte
—Data Retention: 100 Years
—ESD protection: 2000V on all pins
Available Packages
—8-Lead PDlP
—8-Lead SOIC
—14-Lead TSSOP
X25043 = Active LOW RESET
X25045 = Active HIGH RESET
DESCRIPTION
The X25043/45 combines three popular functions,
Watchdog Timer, Voltage Supervision, and E2PROM in
a single package. This combination lowers the system
cost and reduces the board space requirements.
The Watchdog Timer provides an independent protec-
tion system for microcontrollers. During a system failure,
the X25043/45 watchdog will respond with a RESET/
RESET signal after a selectable time-out interval. The
user selects the interval from three preset values. Once
selected, the interval does not change, even after cy-
cling the power.
The system is protected from low voltage conditions by
the X25043/45 low VCC detection circuits. When VCC
drops below the minimum VCC trip point, the system is
reset. Reset is asserted until VCC returns and stabilizes.
The memory portion of the X25043/45 is a CMOS 4096-
bit serial E2PROM, internally organized as 512 X 8. The
X25043/45 features a Serial Peripheral Interface (SPI)
and software protocol allowing operation on a simple
three-wire bus.
The X25043/45 utilizes Xicor’s proprietary Direct Write™
cell, providing a minimum endurance of 100,000 cycles
per byte and a minimum data retention of 100 years.
DIE PHOTOGRAPH
RESET
CONTROL
LOGIC
PROGRAMMABLE
VOLTAGE
SENSOR
SERIAL
INTERFACE
LOGIC
Direct Write™ is a trademark of Xicor, Inc.
©Xicor, Inc. 1994, 1995, 1996 Patents Pending
3844-6.5 5/9/96 T4/C2/D2 NS
4K BITS E22PROM
HHIIGGHH VVOOLLTTAAGGEE GGEENNEERRAATTOORR
AANNDD
CCOONNTTRROOLL
1
W
A
T
C
H
D
O
T
I
M
E
R
G
3844 ILL F01
Characteristics subject to change without notice

1 page




X25043SI pdf
X25043/45
The RESET (X25045) output is designed to go HIGH
whenever VCC has dropped below the minimum trip
point and/or the watchdog timer has reached its pro-
grammable time-out limit.
Operational Notes
The X25043/45 powers-up in the following state:
• The device is in the low power standby state.
• A HIGH to LOW transition on CS is required to
enter an active state and receive an instruction.
• SO pin is high impedance.
• The “write enable” latch is reset.
Figure 1. Read E2PROM Array Operation Sequence
Data Protection
The following circuitry has been included to prevent
inadvertent writes:
• The “write enable” latch is reset upon power-up.
• A WREN instruction must be issued to set the “write
enable” latch.
CS must come HIGH at the proper clock count in
order to start a write cycle.
The “write enable” latch is reset when WP is brought
LOW.
CS
SCK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
INSTRUCTION
BYTE ADDRESS
SI 8 7 6 5 4 3 2 1 0
9TH BIT OF ADDRESS
HIGH IMPEDANCE
SO
DATA OUT
76543210
MSB
3844 FHD F04
Figure 2. Read Status Register Operation Sequence
CS
SCK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
INSTRUCTION
SI
HIGH IMPEDANCE
SO
DATA OUT
76543210
MSB
3844 ILL F15
5

5 Page





X25043SI arduino
X25043/45
Power-Up and Power-Down Timing
VCC
VTRIP
0 Volts
RESET (X25043)
tR
tPURST
tPURST
VTRIP
tF
tRPD
RESET (X25045)
3844 FHD F13.1
RESET Output Timing
Symbol
Parameter
VTRIP
tPURST
tRPD(5)
tF(5)
tR(5)
VRVALID
Reset Trip Point Voltage, 5V Device
Reset Trip Point Voltage, 2.7V Device
Power-up Reset Timeout
VCC Detect to Reset/Output
VCC Fall Time
VCC Rise Time
Reset Valid VCC
Notes: (5) This parameter is periodically sampled and not 100% tested.
CS vs RESET/RESET Timing
CS
RESET
tCST
Min.
4.25
2.55
100
10
0
1
tWDO
tRST
tWDO
tRST
RESET
3844 FHD F14.1
RESET/RESET Output Timing
Symbol
tWDO
tCST
tRST
Parameter
Watchdog Timeout Period,
WD1=1,WD0=0
WD1=0,WD0=1
WD1=0,WD0=0
CS Pulse Width to Reset the Watchdog
Reset Timeout
Min.
100
450
1
400
100
Typ.
Typ.
200
600
1.4
Max.
4.5
2.7
400
500
Units
V
V
ms
ns
µs
ns
V
3844 PGM T14.3
Max.
300
800
2
400
Units
ms
ms
sec
ns
ms
3844 PGM T15.3
11

11 Page







PáginasTotal 15 Páginas
PDF Descargar[ Datasheet X25043SI.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
X25043SProgrammable Watchdog Supervisory E2PROMXicor
Xicor
X25043S-2.7Programmable Watchdog Supervisory E2PROMXicor
Xicor
X25043SIProgrammable Watchdog Supervisory E2PROMXicor
Xicor
X25043SI-2.7Programmable Watchdog Supervisory E2PROMXicor
Xicor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar