DataSheet.es    


PDF X24164S8M Data sheet ( Hoja de datos )

Número de pieza X24164S8M
Descripción Serial E2PROM
Fabricantes Xicor 
Logotipo Xicor Logotipo



Hay una vista previa y un enlace de descarga de X24164S8M (archivo pdf) en la parte inferior de esta página.


Total 14 Páginas

No Preview Available ! X24164S8M Hoja de datos, Descripción, Manual

XPr2e4li1m6in4ary Information
16K
X24164
Serial E2PROM
2048 x 8 Bit
FEATURES
2.7V to 5.5V Power Supply
Low Power CMOS
—Active Read Current Less Than 1 mA
—Active Write Current Less Than 3 mA
—Standby Current Less Than 50 µA
Internally Organized 2048 x 8
2 Wire Serial Interface
—Bidirectional Data Transfer Protocol
Sixteen Byte Page Write Mode
—Minimizes Total Write Time Per Byte
Self Timed Write Cycle
—Typical Write Cycle Time of 5 ms
High Reliability
—Endurance: 100,000 Cycles
—Data Retention: 100 Years
Pin and Function Compatible with X24C16
8-Pin Plastic DIP and 8-Lead SOIC Packages
DESCRIPTION
The X24164 is a CMOS 16,384 bit serial E2PROM,
internally organized 2048 x 8. The X24164 features a
serial interface and software protocol allowing operation
on a simple two wire bus.
Three device select inputs (S0–S2) allow up to eight
devices to share a common two wire bus.
Xicor E2PROMs are designed and tested for applica-
tions requiring extended endurance. Inherent data re-
tention is greater than 100 years.
FUNCTIONAL DIAGRAM
(8) VCC
(4) VSS
(5) SDA
START
STOP
LOGIC
START CYCLE
H.V. GENERATION
TIMING
& CONTROL
(6) SCL
(3) S2
(2) S1
(1) S0
SLAVE ADDRESS
REGISTER
+COMPARATOR
CONTROL
LOGIC
LOAD
INC
WORD
ADDRESS
COUNTER
R/W
DOUT
ACK
PIN
XDEC
E2PROM
128 X 128
YDEC
8
CK DATA REGISTER DOUT
3846 FHD F01
© Xicor, 1991 Patents Pending
3846-1.2 7/30/96 T0/C1/D1 SH
1 Characteristics subject to change without notice

1 page




X24164S8M pdf
X24164
DEVICE ADDRESSING
Following a start condition the master must output the
address of the slave it is accessing. The most significant
bit of the slave is a one (see Figure 4). The next three bits
are the device select bits. A system could have up to
eight X24164’s on the bus. The eight addresses are
defined by the state of the S0, S1, and S2 inputs. S1 of the
slave address must be the inverse of the S1 input pin.
Figure 4. Slave Address
DEVICE
SELECT
HIGH
ORDER
WORD
ADDRESS
1 S2 S1 S0 A2 A1 A0 R/W
3846 FHD F10
The next three bits of the slave address are an extension
of the array’s address and are concatenated with the
eight bits of address in the word address field, providing
direct access to the whole 2048 x 8 array.
Figure 5. Byte Write
The last bit of the slave address defines the operation to
be performed. When set to one a read operation is
selected, when set to zero a write operation is selected.
Following the start condition, the X24164 monitors the
SDA bus comparing the slave address being transmit-
ted with its slave address device type identifier. Upon a
correct compare the X24164 outputs an acknowledge
on the SDA line. Depending on the state of the R/W bit,
the X24164 will execute a read or write operation.
WRITE OPERATIONS
Byte Write
For a write operation, the X24164 requires a second
address field. This address field is the word address,
comprised of eight bits, providing access to any one of
2048 words in the array. Upon receipt of the word
address the X24164 responds with an acknowledge,
and awaits the next eight bits of data, again responding
with an acknowledge. The master then terminates the
transfer by generating a stop condition, at which time the
X24164 begins the internal write cycle to the nonvolatile
memory. While the internal write cycle is in progress the
X24164 inputs are disabled, and the device will not
respond to any requests from the master. Refer to
Figure 5 for the address, acknowledge and data transfer
sequence.
S
T
BUS ACTIVITY: A
MASTER
R
T
SLAVE
ADDRESS
WORD
ADDRESS
SDA LINE
S
BUS ACTIVITY:
X24164
AA
CC
KK
DATA
S
T
O
P
P
A
C
K
3846 FHD F11
5

5 Page





X24164S8M arduino
X24164
Bus Timing
SCL
SDA IN
tSU:STA
tF
tHIGH
tLOW
tHD:STA tHD:DAT
tSU:DAT
tR
tSU:STO
tAA tDH
tBUF
SDA OUT
3846 FHD F05
Write Cycle Limits
Symbol
TWR(6)
Parameter
Write Cycle Time
Min.
The write cycle time is the time from a valid stop
condition of a write sequence to the end of the internal
erase/program cycle. During the write cycle, the X24164
Write Cycle Timing
Typ.(5)
Max.
Units
5 10 ms
3846 PGM T09
bus interface circuits are disabled, SDA is allowed to
remain high, and the device does not respond to its slave
address.
SCL
SDA
8th BIT
WORD n
ACK
STOP
CONDITION
tWR
START
CONDITION
3846 FHD F06
Notes: (5) Typical values are for TA = 25°C and nominal supply voltage (5V).
(6) tWR is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum
time the device requires to automatically complete the internal write operation.
Guidelines for Calculating Typical Values of
Bus Pull-Up Resistors
120
100
RMIN
=
VCC MAX
IOL MIN
=1.8K
80
RMAX
=
tR
CBUS
60 MAX.
RESISTANCE
40
20 MIN.
RESISTANCE
0
0 20 40 60
80 100 120
BUS CAPACITANCE (pF) 3846 FHD F18
SYMBOL TABLE
WAVEFORM
INPUTS
Must be
steady
May change
from Low to
High
May change
from High to
Low
Don’t Care:
Changes
Allowed
N/A
OUTPUTS
Will be
steady
Will change
from Low to
High
Will change
from High to
Low
Changing:
State Not
Known
Center Line
is High
Impedance
11

11 Page







PáginasTotal 14 Páginas
PDF Descargar[ Datasheet X24164S8M.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
X24164S8Serial E2PROMXicor
Xicor
X24164S8-2.7Serial E2PROMXicor
Xicor
X24164S8-3Serial E2PROMXicor
Xicor
X24164S8ISerial E2PROMXicor
Xicor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar