DataSheet.es    


PDF XC95108-10PC84C Data sheet ( Hoja de datos )

Número de pieza XC95108-10PC84C
Descripción XC95108 In-System Programmable CPLD
Fabricantes Xilinx 
Logotipo Xilinx Logotipo



Hay una vista previa y un enlace de descarga de XC95108-10PC84C (archivo pdf) en la parte inferior de esta página.


Total 8 Páginas

No Preview Available ! XC95108-10PC84C Hoja de datos, Descripción, Manual

1
® XC95108 In-System Programmable
CPLD
December 4, 1998 (Version 3.0)
1 1* Product Specification
Features
• 7.5 ns pin-to-pin logic delays on all pins
• fCNT to 125 MHz
• 108 macrocells with 2400 usable gates
• Up to 108 user I/O pins
• 5 V in-system programmable (ISP)
- Endurance of 10,000 program/erase cycles
- Program/erase over full commercial voltage and
temperature range
• Enhanced pin-locking architecture
• Flexible 36V18 Function Block
- 90 product terms drive any or all of 18 macrocells
within Function Block
- Global and product term clocks, output enables, set
and reset signals
• Extensive IEEE Std 1149.1 boundary-scan (JTAG)
support
• Programmable power reduction mode in each
macrocell
• Slew rate control on individual outputs
• User programmable ground pin capability
• Extended pattern security features for design protection
• High-drive 24 mA outputs
• 3.3 V or 5 V I/O capability
• Advanced CMOS 5V FastFLASH technology
• Supports parallel programming of more than one
XC9500 concurrently
• Available in 84-pin PLCC, 100-pin PQFP, 100-pin TQFP
and 160-pin PQFP packages
Description
The XC95108 is a high-performance CPLD providing
advanced in-system programming and test capabilities for
general purpose logic integration. It is comprised of six
36V18 Function Blocks, providing 2,400 usable gates with
propagation delays of 7.5 ns. See Figure 2 for the architec-
ture overview.
Power Management
Power dissipation can be reduced in the XC95108 by con-
figuring macrocells to standard or low-power modes of
operation. Unused macrocells are turned off to minimize
power dissipation.
Operating current for each design can be approximated for
specific operating conditions using the following equation:
ICC (mA) =
MCHP (1.7) + MCLP (0.9) + MC (0.006 mA/MHz) f
Where:
MCHP = Macrocells in high-performance mode
MCLP = Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
Figure 1 shows a typical calculation for the XC95108
device.
300
200
(180)
100
High Performance
Low Power
(250)
(170)
0 50 100
Clock Frequency (MHz)
X5898
Figure 1: Typical ICC vs. Frequency for XC95108
December 4, 1998 (Version 3.0)
1

1 page




XC95108-10PC84C pdf
XC95108 In-System Programmable CPLD
Device Output
VTEST
R1
R2
Output Type
VCCIO
5.0 V
VTEST
5.0 V
R1
160
R2
120
CL
35 pF
3.3 V
3.3 V
260
360
35 pF
CL X5906
Figure 3: AC Load Circuit
Internal Timing Parameters
Symbol
Parameter
XC95108-7 XC95108-10 XC95108-15 XC95108-20
Units
Min Max Min Max Min Max Min Max
Buffer Delays
tIN Input buffer delay
tGCK
GCK buffer delay
tGSR
GSR buffer delay
tGTS
GTS buffer delay
tOUT
Output buffer delay
tEN Output buffer enable/disable delay
Product Term Control Delays
tPTCK
Product term clock delay
tPTSR
Product term set/reset delay
tPTTS
Product term 3-state delay
Internal Register and Combinatorial delays
tPDI Combinatorial logic propagation delay
tSUI Register setup time
tHI Register hold time
tCOI Register clock to output valid time
tAOI Register async. S/R to output delay
tRAI Register async. S/R recovery before clock
tLOGI
Internal logic delay
tLOGILP Internal low power logic delay
Feedback Delays
tF FastCONNECT matrix feedback delay
tLF Function Block local feeback delay
Time Adders
tPTA3
tSLEW
Incremental Product Term Allocator delay
Slew-rate limited delay
1.5
3.0
7.5
2.5 3.5 4.5 6.5
1.5 2.5 3.0 3.0
4.5 6.0 7.5 9.5
5.5 6.0 11.0 16.0
2.5 3.0 4.5 6.5
0.0 0.0 0.0 0.0
3.0 3.0 2.5 2.5
2.0 2.5 3.0 3.0
4.5 3.5 5.0 5.0
0.5 1.0 3.0 4.0
2.5 3.5 3.5
3.5 4.5 6.5
0.5 0.5 0.5 0.5
6.5 7.0 8.0 8.0
10.0 10.0 10.0
2.0 2.5 3.0 3.0
10.0 11.0 11.5 11.5
8.0 9.5 11.0 13.0
4.0 3.5 3.5 5.0
1.0 1.0 1.0 1.5
4.0 4.5 5.0 5.5
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Note: 3. tPTA is multiplied by the span of the function as defined in the family data sheet.
December 4, 1998 (Version 3.0)
5

5 Page










PáginasTotal 8 Páginas
PDF Descargar[ Datasheet XC95108-10PC84C.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
XC95108-10PC84CXC95108 In-System Programmable CPLDXilinx
Xilinx
XC95108-10PC84IXC95108 In-System Programmable CPLDXilinx
Xilinx

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar