|
|
PDF Z86193 Data sheet ( Hoja de datos )
| Número de pieza | Z86193 | |
| Descripción | CMOS Z8 MICROCONTROLLER MULTIPLIER/DIVIDER/SEARCH/MERGE | |
| Fabricantes | Zilog. | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de Z86193 (archivo pdf) en la parte inferior de esta página. Total 11 Páginas | ||
|
No Preview Available !
PRELIMINARY
Z86193
CPS DC-4206-01
PRELIMINARY
CUSTOMER PROCUREMENT SPECIFICATION
GENERAL DESCRIPTION
The Z86193 is a CMOS ROMless Z8® microcontroller
enhanced with a hardwired 16-bit x 16-bit multiplier,
32-bit/16-bit divider, three 16-bit counter/timers, search
and merge instructions, Evaluation mode and a Bus
Request mode. The device is code compatible with other
Z8 family devices, yet it offers more powerful mathematical
capabilities, data searching capabilities, and bit manipu-
lation. The Z86193 is offered in a 64-pin VQFP package.
The Z86193 provides up to 16 output address lines permit-
ting an address space of up to 64 Kbytes each of Program
or Data memory. Eight address outputs are provided by a
de-multiplexed 8-bit Address Bus (A7-A0) or by a multi-
plexed 8-bit Address/Data Bus (AD7-AD0). The remaining
eight address lines (A15-A8) can be provided by the
software configuration of Port0 to output address.
The Z86193 includes a bus which differs from other Z8
devices. The Z86193 provides bus control signals /RD
(Read Strobe), /WR (Write Strobe), and ALE (Address
Latch Enable).
Z86193
CMOS Z8® MICROCONTROLLER
MULTIPLIER/DIVIDER/SEARCH/MERGE
There are 464 8-bit registers located on-chip and orga-
nized as 444 general-purpose registers, 16 control and
status registers, one reserved register, and up to three I/O
port registers. The Register File is partitioned into two
Register Pages. Page0 contains 208 registers and Page1
contains 208 registers. The 48 other registers are common
to both Register Pages. The Register file is also divided into
29 working register groups of 16 registers each. Configu-
ration of the registers in this format allows the use of short
format instructions. There are 17 additional registers imple-
mented in the Expanded Register file in Banks D and E.
Two of the registers may be used as general-purpose,
while the other 15 are used to supply data and control
for the multiplier/divider unit and the additional
counter/timers.
Notes:
All Signals with a preceding front slash, "/", are active Low, e.g.:
B//W (WORD is active Low); /B/W (BYTE is active Low, only).
Power connections follow conventional descriptions below:
Connection
Circuit
Device
Power
Ground
V
CC
GND
V
DD
VSS
DC-4206-01 (2-3-95)
1
1 page  
PRELIMINARY
DC ELECTRICAL CHARACTERISTICS
VCC = 5.0V ± 10%
Sym Parameter
T
A
=
0°C
to
+70°C
Min Max
Max Input Voltage
V Clock Input High Voltage 3.8
CH
VCL Clock Input Low Voltage –0.03
VIH Input High Voltage (P0,P1,P2) 2.0
V Input High Voltage (P3) 2.2
IH
VIL Input Low Voltage
–0.3
7
V
CC
0.8
VCC
V
CC
0.8
VOH Output High Voltge
2.4
VOH Output High Voltage VCC –100mV
V Output Low Voltage
0.4
OL
VRH Reset Input High Voltage 3.8
VCC
VRl Reset Input Low Voltage –0.03
0.8
I Input Leakage
IL
IOL Output Leakage
IIR Reset Input Current
I Supply Current
CC
–2 2
–2 2
–180
120
I Standby Current (HALT Mode)
CC1
ICC2 Standby Current
IAL Auto Latch Current
–16
30
20
16
Typical
@ 25°C U n i t s
V
V
V
V
V
V
V
V
V
V
V
µA
µA
µA
70 mA
20 mA
6 µA
5 µA
Note:
[1] All inputs driven to 0V, or Vcc and outputs floating.
[2] Values are preliminary engineering estimates.
Z86193
CPS DC-4206-01
Conditions
IIN 250 µA
Driven by External Clock Generator
Driven by External Clock Generator
IOH= –2.0 mA
IOH = –100 µA
I = + 4 mA
OL
Test at 0V, V
CC
Test at 0V, VCC
VRL = 0V
@ 40 MHz [1]
HALT Mode V = OV, V @ 40 MHz [1]
IN CC
STOP Mode VIN = OV, VCC [1]
5
5 Page 
PRELIMINARY
AC CHARACTERISTICS
Handshake Timing Table
No
Direction
1 TsDI(DAV)
2 ThDI(DAV)
3 TwDAV
4 TdDAVIf(RDYf)
5 TdDAVIr(RDYr)
6 TdRDYOr(DAVIf)
7 TdD0(DAV)
8 TdDAV0f(RDYIf)
9 TdRDYIf(DAVOr)
10 TwRDY
11 TdRDYIr(DAVOf)
Symbol
Data In Setup Time to /DAV
RDY to Data In Hold Time
/DAV Width
/DAV to RDY Delay
DAV Rise to RDY Wait Time
RDY Rise to DAV Delay
Data Out to DAV Delay
/DAV to RDY Delay
RDY to /DAV Rise Delay
RDY Width
RDY Rise to DAV Wait Time
TA = 0°C to +70°C
Parameter Min
0
0
80
120
40
0
TpC
0
120
80
40
Max
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Z86193
CPS DC-4206-01
Data
Units
In
In
In
In
In
In
Out
Out
Out
Out
Out
Pre-Characterization Product:
The product represented by this CPS is newly introduced
and Zilog has not completed the full characterization of the
product. The CPS states what Zilog knows about this
product at this time, but additional features or
non-conformance with some aspects of the CPS may be
found, either by Zilog or its customers in the course of
further application and characterization work. In addition,
Zilog cautions that delivery may be uncertain at times, due
to start-up yield issues.
Low Margin:
Customer is advised that since this is a Preliminary CPS,
this product does not meet Zilog’s internal guardbanded
test policies for the specification requested and is sup-
plied on an exception basis. Customer is cautioned that
delivery may be uncertain and that, in addition to all other
limitations on Zilog liability stated on the front and back of
the acknowledgement, Zilog makes no claim as to quality
and reliability under the CPS. The product remains subject
to standard warranty for replacement due to defects in
materials and workmanship.
© 1995 by Zilog, Inc. All rights reserved. No part of this document
may be copied or reproduced in any form or by any means
without the prior written consent of Zilog, Inc. The information in
this document is subject to change without notice. Devices sold
by Zilog, Inc. are covered by warranty and patent indemnification
provisions appearing in Zilog, Inc. Terms and Conditions of Sale
only. Zilog, Inc. makes no warranty, express, statutory, implied or
by description, regarding the information set forth herein or
regarding the freedom of the described devices from intellectual
property infringement. Zilog, Inc. makes no warranty of mer-
chantability or fitness for any purpose. Zilog, Inc. shall not be
responsible for any errors that may appear in this document.
Zilog, Inc. makes no commitment to update or keep current the
information contained in this document.
Zilog’s products are not authorized for use as critical compo-
nents in life support devices or systems unless a specific written
agreement pertaining to such intended use is executed between
the customer and Zilog prior to use. Life support devices or
systems are those which are intended for surgical implantation
into the body, or which sustains life whose failure to perform,
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to result in
significant injury to the user.
Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
Telex 910-338-7621
FAX 408 370-8056
11
11 Page | ||
| Páginas | Total 11 Páginas | |
| PDF Descargar | [ Datasheet Z86193.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| Z86193 | CMOS Z8 MICROCONTROLLER MULTIPLIER/DIVIDER/SEARCH/MERGE | Zilog. |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |