DataSheet.es    


PDF SAA7182A Data sheet ( Hoja de datos )

Número de pieza SAA7182A
Descripción Digital Video Encoder EURO-DENC2
Fabricantes NXP Semiconductors 
Logotipo NXP Semiconductors Logotipo



Hay una vista previa y un enlace de descarga de SAA7182A (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! SAA7182A Hoja de datos, Descripción, Manual

INTEGRATED CIRCUITS
DATA SHEET
SAA7182A; SAA7183A
Digital Video Encoder
(EURO-DENC2)
Preliminary specification
Supersedes data of 1996 Sep 11
File under Integrated Circuits, IC22
1996 Oct 02

1 page




SAA7182A pdf
Philips Semiconductors
Digital Video Encoder (EURO-DENC2)
Preliminary specification
SAA7182A; SAA7183A
RESET SDA SCL SA
handbook, full pagewidth
RTCI RCV1 TTXRQ XTALO LLC
RCV2 CREF XTALI
VDDA4 to VDDA9
CDIR
TESTB
DP0
to
DP7
MP7
to
MP0
OVL2
to
OVL0
KEY
TTX
73 72 71 75
I2C-BUS
INTERFACE
I2C-bus
control
8
SECAM
PROCESSOR
27 38 25 26 11 35 33 32 36 63 52, 53,
56, 58,
60, 62
SYNC
CLOCK
1 to 4
7 to 10
8
15 to 18
21 to 24
8
77 to 79
3
80
8
I2C-bus
control
DATA
MANAGER
Y
CbCr
I2C-bus
control
12
3
DbDr
ENCODER
clock
8
I2C-bus
control
and timing
Y
OUTPUT
C INTERFACE
8
I2C-bus
control
internal
control bus
8
I2C-bus
control
SAA7182A
SAA7183A
Y
CbCr
8 I2C-bus
control
RGB
PROCESSOR
6, 14, 20,
29, 31, 39,
67, 69, 74
5, 13, 19,
28, 34, 37,
68, 70, 76
30, 40
66 65
VSSD1
to
VSSD9
VDDD1
to
VDDD9
n.c.
SP AP
D
A
61
59
57
41, 55, 64
42
54
51
CVBS
Y
CHROMA
VSSA1
to
VSSA3
TESTC
SELI
RI
D
A
50 RED
47 GREEN
44 BLUE
43,
48 45 46, 49
MGD670
GI
BI
VDDA1
to
VDDA3
Fig.2 Block diagram; QFP80.
1996 Oct 02
5

5 Page





SAA7182A arduino
Philips Semiconductors
Digital Video Encoder (EURO-DENC2)
Preliminary specification
SAA7182A; SAA7183A
FUNCTIONAL DESCRIPTION
The digital video encoder (EURO-DENC2) encodes digital
luminance and colour difference signals into analog CVBS
and simultaneously S-Video signals. NTSC-M, PAL B/G,
SECAM standards and sub-standards are supported.
Both interlaced and non-interlaced operation is possible
for all standards.
In addition, the de-matrixed Y, Cb, and Cr input is
available on three separate analog outputs as RED,
GREEN and BLUE. Under software control the dematrix
can be by-passed to output digital-to-analog converted Cr,
Y, and Cb signals on RGB outputs. Separate digital gain
adjustment for luminance and colour difference signals is
available.
Analog on-chip multiplexing between internal
digital-to-analog converted RGB and external RI, GI and
BI signals is also supported.
The basic encoder function consists of subcarrier
generation, colour modulation and insertion of
synchronization signals. Luminance and chrominance
signals are filtered in accordance with the standard
requirements of “RS-170-A” and “CCIR 624”.
For ease of analog post filtering the signals are twice
oversampled with respect to the pixel clock before
digital-to-analog conversion.
For total filter transfer characteristics see
Figs 5, 6, 7, 8, 9 and 10. The DACs for Y, C, and CVBS
are realized with full 10-bit resolution, DACs for RGB are
with 9-bit resolution.
The MPEG port (MP) accept 8 line multiplexed Cb, Y, Cr
data.
The 8-bit multiplexed Cb-Y-Cr formats are “CCIR 656
(D1 format) compatible, but the SAV and EAV codes can
be decoded optionally, when the device is to operate in
slave mode.
Alternatively, 8-bits Y on MP port and 8-bit multiplexed Cb,
Cr on DP port can be chosen as input.
A crystal-stable master clock (LLC) of 27 MHz, which is
twice the CCIR line-locked pixel clock of 13.5 MHz, needs
to be supplied externally. Optionally, a crystal oscillator
input/output pair of pins and an on-chip clock driver is
provided.
It is also possible to connect a Philips Digital Video
Decoder (SAA7111 or SAA7151B) in conjunction with a
CREF clock qualifier to EURO-DENC2. Via the RTCI pin,
connected to RTCO of a decoder, information concerning
actual subcarrier, PAL-ID, and if connected to SAA7111,
definite subcarrier phase can be inserted.
The EURO-DENC2 synthesizes all necessary internal
signals, colour subcarrier frequency, and synchronization
signals, from that clock.
European teletext encoding is supported if an appropriate
teletext bitstream is applied to the TTX pin.
Wide screen signalling data can be loaded via the I2C-bus,
and is inserted into line 23 for standards using 50 Hz field
rate.
The IC also contains Closed Caption and Extended Data
Services Encoding (Line 21), and supports anti-taping
signal generation in accordance with Macrovision; it also
supports overlay via KEY and three control bits by a
24 × 8 LUT.
A number of possibilities are provided for setting different
video parameters such as:
Black and blanking level control
Colour subcarrier frequency
Variable burst amplitude etc.
During reset (RESET = LOW) and after reset is released,
all digital I/O stages are set to input mode. A reset forces
the I2C-bus interface to abort any running bus transfer and
sets register 3A to 03H, register 61 to 06H and
registers 6BH and 6EH to 00H. All other control registers
are not influenced by a reset.
Data manager
In the data manager, real time arbitration on the data
stream to be encoded is performed.
Depending on the polarity of pin KEY, the MP input
(or MP/DP input) or OVL input are selected to be encoded
to CVBS and Y/C signals, and output as RGB.
KEY controls OVL entries of a programmable LUT for
encoded signals and for RGB output. The common KEY
switching signal can be disabled by software for the
signals to be encoded (Y, C and CVBS), such that OVL will
appear on RGB outputs, but not on Y, C and CVBS.
OVL input under control of KEY can be also used to insert
decoded teletext information or other on-screen data.
Optionally, the OVL colour LUTs located in this block, can
be read out in a pre-defined sequence (8 steps per active
video line), achieving, for example, a colour bar test
pattern generator without need for an external data
source. The colour bar function is only under software
control.
1996 Oct 02
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet SAA7182A.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SAA7182Digital Video Encoder EURO-DENCNXP Semiconductors
NXP Semiconductors
SAA7182ADigital Video Encoder EURO-DENC2NXP Semiconductors
NXP Semiconductors
SAA7182AWPDigital Video Encoder EURO-DENC2NXP Semiconductors
NXP Semiconductors
SAA7182AWPDigital Video Encoder EURO-DENC2NXP Semiconductors
NXP Semiconductors

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar