DataSheet.es    


PDF SAA7111 Data sheet ( Hoja de datos )

Número de pieza SAA7111
Descripción Video Input Processor VIP
Fabricantes NXP Semiconductors 
Logotipo NXP Semiconductors Logotipo




1. SAA7111 Datasheet PDF






Hay una vista previa y un enlace de descarga de SAA7111 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! SAA7111 Hoja de datos, Descripción, Manual

INTEGRATED CIRCUITS
DATA SHEET
www.DataSheet4U.com
SAA7111
Video Input Processor (VIP)
Product specification
Supersedes data of 1996 Oct 30
File under Integrated Circuits, IC22
1998 May 15

1 page




SAA7111 pdf
Philips Semiconductors
Video Input Processor (VIP)
6 BLOCK DIAGRAM
handbook, full pagewidth
Product specification
SAA7111
AOUT
AI11
AI12
AI21
AI22
n.c.
VSS
23 (14)
21 (12)
19 (10)
17 (8)
ANALOG
PROCESSING
AND
ANALOG-TO-
DIGITAL
CONVERSION
15 (6)
AD2 AD1
7,8,9 (64)
22 (13)
CON
BYPASS
C/CVBS
CHROMINANCE
CIRCUIT
AND
BRIGHTNESS
CONTRAST
SATURATION
CONTROL
UV
Y
Y
10,36,
n.c. 37
ANALOG
PROCESSING
CONTROL
Y/CVBS
LUMINANCE
CIRCUIT
VSSA1-2
VDDA1-2
18,14 (9,5)
20,16 (11,7)
Y
SAA7111
www.DataSheTeDt4IU.co1m2 (3)
TCK 2 (59)
TMS
TRST
13 (4)
1 (58)
TDO 11 (2)
TEST
CONTROL
BLOCK
FOR
BOUNDARY
SCAN TEST
AND
SCAN TEST
SYNCHRONIZATION
CIRCUIT
LFCO
(57,41,33,25,18) (56,40,32,26,19) (30) (27) (17) (29) (28) (60)
68,52,44,34,27 67,51,43,35,28 41 38 26 40 39 3
VDD1-5
VSS1-5
VS HS VREF RTS0 RTS1 RTCO
YUV-to-RGB
CONVERSION
AND
OUTPUT
FORMATTER
45 to 50
53 to 62
(34 to 39)
(42 to 51)
VPO
(0 : 15)
(52) 63
(31) 42
FEI
HREF
I 2C-BUS
CONTROL
I2C-BUS
INTERFACE
(53) 64
(61) 4
(62) 5
(63) 6
GPSW
IICSA
SDA
SCL
CLOCKS
CLOCK
GENERATION
CIRCUIT
POWER-ON
CONTROL
(54) 65
(55) 66
(21) 30
(22) 31
(20) 29
(23) 32
XTAL
XTALI
LLC2
CREF
LLC
RES
(15) (16) (24)
24 25 33
VDDA0 VSSA0 CE
MGC653
The pin numbers given in parenthesis refer to the 64-pin package.
Fig.1 Block diagram.
1998 May 15
5

5 Page





SAA7111 arduino
Philips Semiconductors
Video Input Processor (VIP)
Product specification
SAA7111
8 FUNCTIONAL DESCRIPTION
8.1 Analog input processing
The SAA7111 offers four analog signal inputs, two analog
main channels with clamp circuit, analog amplifier,
anti-alias filter and video CMOS ADC (see Fig.6).
control (AGC) as part of the Analog Input Control (AICO).
The AGC (automatic gain control for luminance) is used to
amplify a CVBS or Y signal to the required signal
amplitude, matched to the ADCs input voltage range.
The AGC active time is the sync bottom of the video signal.
8.2 Analog control circuits
The anti-alias filters are adapted to the line-locked clock
frequency with help from a filter control. During the vertical
blanking, time gain and clamping control are frozen.
8.2.1 CLAMPING
The clamp control circuit controls the correct clamping of
the analog input signals. The coupling capacitor is also
used to store and filter the clamping voltage. An internal
digital clamp comparator generates the information with
respect to clamp-up or clamp-down. The clamping levels
for the two ADC channels are fixed for luminance (60) and
chrominance (128). Clamping time in normal use is set
with the HCL pulse at the back porch of the video signal.
handbook, halfpage
analog input level
maximum
+4 dB
0 dB
(1 V(p-p) 75 )
6 dB
range 10 dB
minimum
controlled
ADC input level
0 dB
MGC660
Fig.5 Automatic gain range.
handbook, halfpage
225
TV line
analog line blanking
www.DataSheet4U.com
60
1
GAIN CLAMP
HSY
HCL
MGC661
Fig.4 Analog line with clamp (HCL) and gain
range (HSY).
8.2.2 GAIN CONTROL
Signal (white) peak control limits the gain at signal
overshoots. The flow charts (see Figs 10 and 11) show
more details of the AGC. The influence of supply voltage
variation within the specified range is automatically
eliminated by clamp and automatic gain control.
The gain control circuit receives (via the I2C-bus) the static
gain levels for the two analog amplifiers or controls one of
these amplifiers automatically via a built-in automatic gain
8.3 Chrominance processing
The 8-bit chrominance signal is fed to the multiplication
inputs of a quadrature demodulator, where two subcarrier
signals from the local oscillator DTO1 are applied
(0 and 90° phase relationship to the demodulator axis).
The frequency is dependent on the present colour
standard. The output signals of the multipliers are
low-pass filtered (four programmable characteristics) to
achieve the desired bandwidth for the colour difference
signals.
The colour difference signals are fed to the
Brightness/Contrast/Saturation block (BCS), which
includes the following five functions;
1. AGC (automatic gain control for chrominance)
2. Chroma amplitude matching [different gain factors for
(RY) and (BY) to achieve CCIR-601 levels
Cr and Cb]
3. Chroma saturation control
4. Luminance contrast and brightness
5. Limiting YUV to the values 1 (min.) and 254 (max.) to
fulfil CCIR-601 requirements.
1998 May 15
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet SAA7111.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SAA7110One Chip Front-end 1 OCF1NXP Semiconductors
NXP Semiconductors
SAA7110AOne Chip Front-end 1 OCF1NXP Semiconductors
NXP Semiconductors
SAA7111Video Input Processor VIPNXP Semiconductors
NXP Semiconductors
SAA7111AEnhanced Video Input Processor EVIPNXP Semiconductors
NXP Semiconductors

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar