DataSheet.es    


PDF SC16C654IA68 Data sheet ( Hoja de datos )

Número de pieza SC16C654IA68
Descripción Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder
Fabricantes NXP Semiconductors 
Logotipo NXP Semiconductors Logotipo



Hay una vista previa y un enlace de descarga de SC16C654IA68 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! SC16C654IA68 Hoja de datos, Descripción, Manual

SC16C654/654D
Quad UART with 64-byte FIFO and infrared (IrDA)
encoder/decoder
Rev. 04 — 19 June 2003
Product data
1. Description
The SC16C654/654D is a 4-channel Universal Asynchronous Receiver and
Transmitter (QUART) used for serial data communications. Its principal function is to
convert parallel data into serial data and vice versa. The UART can handle serial data
rates up to 5 Mbits/s. It comes with an Intel or Motorola interface.
The SC16C654/654D is pin compatible with the ST16C654 and TL16C754 and it will
power-up to be functionally equivalent to the 16C454. Programming of control
registers enables the added features of the SC16C654/654D. Some of these added
features are the 64-byte receive and transmit FIFOs, automatic hardware or software
flow control and Infrared encoding/decoding. The selectable auto-flow control feature
significantly reduces software overload and increases system efficiency while in FIFO
mode by automatically controlling serial data flow using RTS output and CTS input
signals. The SC16C654/654D also provides DMA mode data transfers through FIFO
trigger levels and the TXRDY and RXRDY signals. On-board status registers provide
the user with error indications, operational status, and modem interface control.
System interrupts may be tailored to meet user requirements. An internal loop-back
capability allows on-board diagnostics.
The SC16C654/654D operates at 5 V, 3.3 V and 2.5 V, and the industrial temperature
range, and is available in plastic PLCC68 and LQFP64 packages.
2. Features
s 5 V, 3.3 V and 2.5 V operation
s Industrial temperature range
s Pin compatibility with the industry-standard ST16C454/554, ST68C454/554,
TL16C554
s Up to 5 Mbits/s data rate at 5 V and 3.3 V and 3 Mbits/s at 2.5 V
s 64-byte transmit FIFO
s 64-byte receive FIFO with error flags
s Automatic software/hardware flow control
s Programmable Xon/Xoff characters
s Software selectable Baud Rate Generator
s Four selectable Receive and Transmit FIFO interrupt trigger levels
s Standard modem interface or infrared IrDA encoder/decoder interface
s Sleep mode
s Standard asynchronous error and framing bits (Start, Stop, and Parity Overrun
Break)
s Transmit, Receive, Line Status, and Data Set interrupts independently controlled

1 page




SC16C654IA68 pdf
Philips Semiconductors
SC16C654/654D
Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder
5. Pinning information
5.1 Pinning
5.1.1 PLCC68
DSRA 10
CTSA 11
DTRA 12
VCC 13
RTSA 14
INTA 15
CSA 16
TXA 17
IOW 18
TXB 19
CSB 20
INTB 21
RTSB 22
GND 23
DTRB 24
CTSB 25
DSRB 26
SC16C654IA68
16 MODE
Fig 3. PLCC68 pin configuration (16 mode).
60 DSRD
59 CTSD
58 DTRD
57 GND
56 RTSD
55 INTD
54 CSD
53 TXD
52 IOR
51 TXC
50 CSC
49 INTC
48 RTSC
47 VCC
46 DTRC
45 CTSC
44 DSRC
002aaa203
9397 750 11617
Product data
Rev. 04 — 19 June 2003
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
5 of 52

5 Page





SC16C654IA68 arduino
Philips Semiconductors
SC16C654/654D
Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder
6. Functional description
9397 750 11617
Product data
The SC16C654/654D provides serial asynchronous receive data synchronization,
parallel-to-serial and serial-to-parallel data conversions for both the transmitter and
receiver sections. These functions are necessary for converting the serial data
stream into parallel data that is required with digital data systems. Synchronization for
the serial data stream is accomplished by adding start and stop bits to the transmit
data to form a data character. Data integrity is insured by attaching a parity bit to the
data character. The parity bit is checked by the receiver for any transmission bit
errors. The electronic circuitry to provide all these functions is fairly complex,
especially when manufactured on a single integrated silicon chip. The
SC16C654/654D represents such an integration with greatly enhanced features. The
SC16C654/654D is fabricated with an advanced CMOS process to achieve low drain
power and high speed requirements.
The SC16C654/654D is an upward solution that provides 64 bytes of transmit and
receive FIFO memory, instead of 16 bytes provided in the 16C554, or none in the
16C454. The SC16C654/654D is designed to work with high speed modems and
shared network environments that require fast data processing time. Increased
performance is realized in the SC16C654/654D by the larger transmit and receive
FIFOs. This allows the external processor to handle more networking tasks within a
given time. For example, the SC16C554 with a 16-byte FIFO unloads 16 bytes of
receive data in 1.53 ms. (This example uses a character length of 11 bits, including
start/stop bits at 115.2 kbit/s.) This means the external CPU will have to service the
receive FIFO at 1.53 ms intervals. However, with the 64-byte FIFO in the
SC16C654/654D, the data buffer will not require unloading/loading for 6.1 ms. This
increases the service interval, giving the external CPU additional time for other
applications and reducing the overall UART interrupt servicing time. In addition, the
four selectable levels of FIFO trigger interrupt and automatic hardware/software flow
control is uniquely provided for maximum data throughput performance, especially
when operating in a multi-channel environment. The combination of the above greatly
reduces the bandwidth requirement of the external controlling CPU, increases
performance, and reduces power consumption.
The SC16C654/654D combines the package interface modes of the 16C454/554 and
68C454/554 series on a single integrated chip. The 16 mode interface is designed to
operate with the Intel-type of microprocessor bus, while the 68 mode is intended to
operate with Motorola and other popular microprocessors. Following a reset, the
SC16C654/654D is downward compatible with the 16C454/554 or the 68C454/554,
dependent on the state of the interface mode selection pin, 16/68.
The SC16C654/654D is capable of operation to 1.5 Mbits/s with a 24 MHz crystal and
up to 5 Mbits/s with an external clock input (at 3.3 V and 5 V; at 2.5 V the max speed
is 3 Mbits/s). With a crystal of 14.7464 MHz, and through a software option, the user
can select data rates up to 460.8 kbits/s or 921.6 kbits/s, 8 times faster than the
16C554.
The rich feature set of the SC16C654/654D is available through internal registers.
Automatic hardware/software flow control, selectable transmit and receive FIFO
trigger levels, selectable TX and RX baud rates, infrared encoder/decoder interface,
modem interface controls, and a sleep mode are all standard features. MCR[5]
provides a facility for turning off (Xon) software flow control with any incoming (RX)
Rev. 04 — 19 June 2003
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
11 of 52

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet SC16C654IA68.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SC16C654IA68Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoderNXP Semiconductors
NXP Semiconductors

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar