DataSheet.es    


PDF K9F2808U0A- Data sheet ( Hoja de datos )

Número de pieza K9F2808U0A-
Descripción 16M x 8 Bit NAND Flash Memory
Fabricantes Samsung semiconductor 
Logotipo Samsung semiconductor Logotipo



Hay una vista previa y un enlace de descarga de K9F2808U0A- (archivo pdf) en la parte inferior de esta página.


Total 26 Páginas

No Preview Available ! K9F2808U0A- Hoja de datos, Descripción, Manual

K9F2808U0A-YCB0, K9F2808U0A-YIB0
Document Title
16M x 8 Bit NAND Flash Memory
FLASH MEMORY
Revision History
Revision No. History
0.0 Initial issue.
Draft Date
April 10th 1999
0.1 1. Revised real-time map-out algorithm(refer to technical notes)
July 23th 1999
0.2 1. Changed device name
- KM29U128AT -> K9F2808U0A-YCB0
- KM29U128AIT -> K9F2808U0A-YIB0
Sep. 15th 1999
0.3 1. Changed sequential row read opera tion
Mar. 21th 2000
- The Sequential Read 1 and 2 operation is allowed only within a block
2. Changed invalid block(s) marking method prior to shipping
- The invalid block(s) information is written the 1st or 2nd page of the
invalid block(s) with 00h data
--->The invalid block(s) status is defined by the 6th byte in the spare
area. Samsung makes sure that either the 1st or 2nd page of every
invalid block has 00h data at the column address of 517.
0.4 1. Changed endurance : 1million -> 100K program/erase cycles
May 15th 2000
2. Changed invalid block(s) marking method prior to shipping
- The invalid block(s) status is defined by the 6th byte in the spare
area. Samsung makes sure that either the 1st or 2nd page of every
invalid block has 00h data at the column address of 517.
--->The invalid block(s) status is defined by the 6th byte in the spare
area. Samsung makes sure that either the 1st or 2nd page of every
invalid block has non-FFh data at the column address of 517.
0.5 1. Changed SE pin description
July 17th 2000
- SE is recommended to coupled to GND or Vcc and should not be
toggled during reading or programming.
0.6 1. Changed don’t care mode in address cycles
Nov. 20th 2000
- *X can be "High" or "Low" => *L must be set to "Low"
2. Explain how pointer operation works in detail.
3. Renamed GND input (pin # 6) on behalf of SE (pin # 6)
- The SE input controls the access of the spare area. When SE is high,
the spare area is not accessible for reading or programming. SE is rec
ommended to be coupled to GND or Vcc and should not be toggled
during reading or programming.
=> Connect this input pin to GND or set to static low state unless the
sequential read mode excluding spare area is used.
4. Updated operation for tRST timing
- If reset command(FFh) is written at Ready state, the device goes into
Busy for maximum 5us.
Remark
Advanced
Information
Preliminary
Preliminary
Final
Note : For more detailed features and specifications including FAQ, please refer to Samsung’s Flash web site.
http://www.intl.samsungsemi.com/Memory/Flash/datasheets.html
The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right
to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have
any questions, please contact the SAMSUNG branch office near you.
1

1 page




K9F2808U0A- pdf
K9F2808U0A-YCB0, K9F2808U0A-YIB0
FLASH MEMORY
PIN DESCRIPTION
Command Latch Enable(CLE)
The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched
into the command register through the I/O ports on the rising edge of the WE signal.
Address Latch Enable(ALE)
The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of
WE with ALE high.
Chip Enable(CE)
The CE input is the device selection control. When CE goes high during a read operation the device is returned to standby mode.
However, when the device is in the busy state during program or erase, CE high is ignored, and does not return the device to
standby mode.
Write Enable(WE)
The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
Read Enable(RE)
The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge
of RE which also increments the internal column address counter by one.
GND (Pin # 6)
Connect this input pin to GND or set to static low state unless the sequential read mode excluding spare area is used.
I/O Port : I/O 0 ~ I/O 7
The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z
when the chip is deselected or when the outputs are disabled.
Write Protect(WP)
The WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when
the WP pin is active low.
Ready/Busy(R/B)
The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is
in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip
is deselected or when outputs are disabled.
5

5 Page





K9F2808U0A- arduino
K9F2808U0A-YCB0, K9F2808U0A-YIB0
FLASH MEMORY
NAND Flash Technical Notes (Continued)
Erase Flow Chart
Read Flow Chart
Start
Start
Write 60h
Write 00h
Write Block Address
Write Address
Write D0h
Read Data
Read Status Register
ECC Generation
I/O 6 = 1 ?
or R/B = 1 ?
No
* No
Erase Error
Yes
I/O 0 = 0 ?
Yes
Erase Completed
No
Reclaim the Error
Verify ECC
Yes
Page Read Completed
* : If erase operation results in an error, map out
the failing block and replace it with another block.
Block Replacement
Buffer
memory
error occurs
Page a
Block A
When the error happens with page "a" of Block "A", try
to write the data into another Block "B" from an exter-
nal buffer. Then, prevent further system access to
Block "A" (by creating a "invalid block" table or other
appropriate scheme.)
Block B
11

11 Page







PáginasTotal 26 Páginas
PDF Descargar[ Datasheet K9F2808U0A-.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
K9F2808U0A16M x 8 Bit NAND Flash MemorySamsung semiconductor
Samsung semiconductor
K9F2808U0A-16M x 8 Bit NAND Flash MemorySamsung semiconductor
Samsung semiconductor
K9F2808U0A-YCB016M x 8 Bit NAND Flash MemorySamsung semiconductor
Samsung semiconductor
K9F2808U0A-YIB016M x 8 Bit NAND Flash MemorySamsung semiconductor
Samsung semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar