DataSheet.es    


PDF K7R163684B-FC16 Data sheet ( Hoja de datos )

Número de pieza K7R163684B-FC16
Descripción 512Kx36 & 1Mx18 QDR II b4 SRAM
Fabricantes Samsung semiconductor 
Logotipo Samsung semiconductor Logotipo



Hay una vista previa y un enlace de descarga de K7R163684B-FC16 (archivo pdf) en la parte inferior de esta página.


Total 18 Páginas

No Preview Available ! K7R163684B-FC16 Hoja de datos, Descripción, Manual

K7R163684B
K7R161884B
512Kx36 & 1Mx18 QDRTM II b4 SRAM
Document Title
512Kx36-bit,1Mx18-bit QDRTM II b4 SRAM
Revision History
Rev. No.
History
0.0 1. Initial document.
0.1 1. Change the Boundary scan exit order.
2. Correct the Overshoot and Undershoot timing diagram.
0.2 1. Change JTAG Block diagram
0.3 1. Add the speed bin (-25)
0.4 1. Correct the JTAG ID register definition
2. Correct the AC timing parameter (delete the tKHKH Max value)
0.5 1. Change the Maximum Clock cycle time.
2. Correct the 165FBGA package ball size.
0.6 1. Add the power up/down sequencing comment.
2. Update the DC current parameter (Icc and Isb).
3. Change the Max. speed bin from -33 to -30.
0.7 1. Change the ISB1.
Speed Bin
-30
-25
-20
-16
From
200
180
160
140
To
230
210
190
170
1.0 1. Final spec release
2.0 1. Delete the x8 Org.
2. Delete the 300MHz speed bin
3.0 1. Add the 300MHz speed bin
3.1 1. Change the stand-by current(ISB1)
before after
Isb1 -30 : 230
260
-25 : 210
240
-20 : 190
220
-16 : 170
200
Draft Date
Oct. 17. 2002
Dec. 16, 2002
Remark
Advance
Preliminary
Dec. 26, 2002
Jan. 27, 2003
Mar. 20, 2003
Preliminary
Preliminary
Preliminary
April. 4, 2003
Preliminary
June. 20, 2003
Preliminary
Oct. 20. 2003
Preliminary
Oct. 31, 2003
Nov. 28, 2003
Final
Final
June. 18, 2004
July. 28, 2004
Final
Final
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the
specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-
tions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.
- 1 - July. 2004
Rev 3.1

1 page




K7R163684B-FC16 pdf
K7R163684B
K7R161884B
512Kx36 & 1Mx18 QDRTM II b4 SRAM
GENERAL DESCRIPTION
The K7R163684B and K7R161884B are 18,874,368-bits QDR(Quad Data Rate)
Synchronous Pipelined Burst SRAMs.
They are organized as 524,288 words by 36bits for K7R163684B and 1,048,576 words by 18 bits for K7R161884B.
The QDR operation is possible by supporting DDR read and write operations through separate data output and input ports
with the same cycle. Memory bandwidth is maxmized as data can be transfered into sram
on every rising edge of K and K, and transfered out of sram on every rising edge of C and C.
And totally independent read and write ports eliminate the need for high speed bus turn around.
Address for read and write are latched on alternate rising edges of the input clock K.
Data inputs, and all control signals are synchronized to the input clock ( K or K ).
Normally data outputs are synchronized to output clocks ( C and C ), but when C and C are tied high,
the data outputs are synchronized to the input clocks ( K and K ).
Read data are referenced to echo clock ( CQ or CQ ) outputs.
Common address bus is used to access address both for read and write operations.
The internal burst counter is fiexd to 4-bit sequential for both read and write operations, reguiring tow full clock bus cycles.
Any request that attempts to interrupt a burst operation in progress is ignored.
Synchronous pipeline read and late write enable high speed operations.
Simple depth expansion is accomplished by using R and W for port selection.
Byte write operation is supported with BW0 and BW1 ( BW2 and BW3 ) pins.
IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system.
The K7R163684B and K7R161884B are implemented with SAMSUNG's high performance 6T CMOS technology
and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.
Read Operations
Read cycles are initiated by activating R at the rising edge of the positive input clock K.
Address is presented and stored in the read address register synchronized with K clock.
For 4-bit burst DDR operation, it will access four 36-bit or 18-bit data words with each read command.
The first pipelined data is transfered out of the device triggered by C clock following next K clock rising edge.
Next burst data is triggered by the rising edge of following C clock rising edge.
The process continues until all four data are transfered.
Continuous read operations are initated with K clock rising edge.
And pipelined data are transferred out of device on every rising edge of both C and C clocks.
In case C and C tied to high, output data are triggered by K and K insted of C and C.
When the R is disabled after a read operation, the K7R163684B and K7R161884B will first complete
burst read operation
before entering into deselect mode at the next K clock rising edge.
Then output drivers disabled automatically to high impedance state.
Echo clock operation
To assure the output tracibility, the SRAM provides the output Echo clock, pair of compliment clock CQ and CQ,
which are synchronized with internal data output.
Echo clocks run free during normal operation.
The Echo clock is triggered by internal output clock signal, and transfered to external through same structures
as output driver.
- 5 - July. 2004
Rev 3.1

5 Page





K7R163684B-FC16 arduino
K7R163684B
K7R161884B
512Kx36 & 1Mx18 QDRTM II b4 SRAM
AC TIMING CHARACTERISTICS(VDD=1.8V±0.1V, TA=0°C to +70°C)
PARAMETER
SYMBOL
Clock
Clock Cycle Time (K, K, C, C)
tKHKH
Clock Phase Jitter (K, K, C, C)
tKC var
Clock High Time (K, K, C, C)
tKHKL
Clock Low Time (K, K, C, C)
tKLKH
Clock to Clock (K↑ → K, C↑ → C)
tKHKH
Clock to data clock (K↑ → C, K↑→ C)
tKHCH
DLL Lock Time (K, C)
tKC lock
K Static to DLL reset
tKC reset
Output Times
C, C High to Output Valid
tCHQV
C, C High to Output Hold
tCHQX
C, C High to Echo Clock Valid
tCHCQV
C, C High to Echo Clock Hold
tCHCQX
CQ, CQ High to Output Valid
tCQHQV
CQ, CQ High to Output Hold
tCQHQX
C, High to Output High-Z
tCHQZ
C, High to Output Low-Z
tCHQX1
Setup Times
Address valid to K rising edge
tAVKH
Control inputs valid to K rising edge tIVKH
Data-in valid to K, K rising edge
tDVKH
Hold Times
K rising edge to address hold
tKHAX
K rising edge to control inputs hold tKHIX
K, K rising edge to data-in hold
tKHDX
-30
MIN MAX
3.30
1.32
1.32
1.49
0.00
1024
30
5.25
0.20
1.45
-0.45
-0.45
-0.27
-0.45
0.45
0.45
0.27
0.45
0.40
0.40
0.30
0.40
0.40
0.30
-25
MIN MAX
4.00
1.60
1.60
1.80
0.00
1024
30
6.30
0.20
1.80
-0.45
-0.45
-0.30
-0.45
0.45
0.45
0.30
0.45
0.50
0.50
0.35
0.50
0.50
0.35
-20
MIN MAX
5.00
2.00
2.00
2.20
0.00
1024
30
7.88
0.20
2.30
-0.45
-0.45
-0.35
-0.45
0.45
0.45
0.35
0.45
0.60
0.60
0.40
0.60
0.60
0.40
-16
UNIT NOTE
MIN MAX
6.00
2.40
2.40
2.70
0.00
1024
30
8.40
0.20
2.80
ns
ns
ns
ns
ns
ns
cycle
ns
5
6
-0.50
-0.50
-0.40
-0.50
0.50
0.50
0.40
0.50
ns
ns
ns
ns
ns
ns
ns
ns
3
3
7
7
3
3
0.70
0.70
0.50
ns
ns 2
ns
0.70 ns
0.70 ns
0.50 ns
Notes: 1. All address inputs must meet the specified setup and hold times for all latching clock edges.
2. Control singles are R, W,BW0,BW1 and (NW0, NW1, for x8) and (BW2, BW3, also for x36)
3. If C,C are tied high, K,K become the references for C,C timing parameters.
4. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ.
The specs as shown do not imply bus contention beacuse tCHQX1 is a MIN parameter that is worst case at totally different test conditions
(0°C, 1.9V) than tCHQZ, which is a MAX parameter(worst case at 70°C, 1.7V)
It is not possible for two SRAMs on the same board to be at such different voltage and temperature.
5. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
6. Vdd slew rate must be less than 0.1V DC per 50 ns for DLL lock retention. DLL lock time begins once Vdd and input clock are stable.
7. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ± 0.1 ns variation from echo clock to data.
The data sheet parameters reflect tester guardbands and test setup variations.
- 11 -
July. 2004
Rev 3.1

11 Page







PáginasTotal 18 Páginas
PDF Descargar[ Datasheet K7R163684B-FC16.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
K7R163684B-FC16512Kx36 & 1Mx18 QDR II b4 SRAMSamsung semiconductor
Samsung semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar