DataSheet.es    


PDF S6A0031 Data sheet ( Hoja de datos )

Número de pieza S6A0031
Descripción 8 COM / 80 SEG DRIVER & CONTROLLER FOR STN LCD
Fabricantes Samsung semiconductor 
Logotipo Samsung semiconductor Logotipo



Hay una vista previa y un enlace de descarga de S6A0031 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! S6A0031 Hoja de datos, Descripción, Manual

S6A0031
8 COM / 80 SEG DRIVER & CONTROLLER FOR STN LCD
June. 1999.
Ver. 0.5
Prepared by:
Tae-Kwang, Park
Contents in this document are subject to change without notice. No part of this document may be reproduced or
transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written
permission of LCD Driver IC Team.

1 page




S6A0031 pdf
8 COM / 80 SEG DRIVER & CONTROLLER FOR STN LCD PRELIMINARY SPEC. VER. 0.5
S6A0031
INTRODUCTION
This character driver and controller LSI for liquid crystal dot matrix display systems can display 1-line of 16
characters with the 5 x 8 dots format. It is capable of interfacing various microprocessors, supporting the 4-bit or
8-bit parallel mode. Voltage follower and bias circuit is built in the IC.
FEATURES
Driver Output Circuits
8 common outputs / 80 segment outputs
Applicable Duty Ratio
Font size
5x8
Display size
1-line x 16 characters
Duty
1/8
Contents of outputs
1 x 16 characters
On-chip Display Data RAM
Character Generator ROM (CGROM): 10,160 bits (254 characters x 5 x 8 dots)
Character Generator RAM (CGRAM): 80 bits (2 characters x 5 x 8 dots)
Display Data RAM (DDRAM): 256 bits (16 characters x 1-line + 16 extended characters)
Microprocessor Interface
8-bit parallel interface with 6800-series or 8080-series MPU
4-bit parallel interface with 6800-series or 8080-series MPU
Function Set
Simple instruction set
COM / SEG bi-directional (4 types LCD application available)
Hardware reset (RESETB)
On-chip Analog Circuit
Internal RC oscillator circuit
Voltage follower & bias circuit
Automatic power on reset circuit
Operating Voltage Range
Supply voltage (VDD): 2.4 to 5.5 V
LCD driving voltage (VLCD = V0 - VSS): 6.0V Max.
Low Power Consumption
Package Type
Gold bumped chip
1

5 Page





S6A0031 arduino
8 COM / 80 SEG DRIVER & CONTROLLER FOR STN LCD PRELIMINARY SPEC. VER. 0.5
S6A0031
FUNCTIONAL DESCRIPTION
MICROPROCESSOR INTERFACE
S6A0031 has two kinds of interface type with MPU: 4-bit bus or 8-bit bus. 4-bit bus and 8-bit bus is selected by the
DL bit in the instruction register, and 6800-series MPU or 8080-series MPU is selected by MI pin.
MI
6800-series
(H)
8080-series
(L)
Table 4. Various Kinds of MPU Interface according to MI and DL Bit
DL
CSB
RS
RW_WR
E_RD DB0 to DB3
8-bit (H)
CSB
RS
R/W
E DB0 to DB3
4-bit (L)
CSB
RS
R/W
E
-
8-bit (H)
CSB
RS
WR
RD DB0 to DB3
4-bit (L)
CSB
RS
WR
RD
-
NOTE: "-" - Dont’ care ("High", "Low" or Open)
(H): fixed "High" (VDD)
(L): fixed "Low" (VSS)
DB4 to DB7
DB4 to DB7
DB4 to DB7
DB4 to DB7
DB4 to DB7
MI: "High" = 6800-series MPU, "Low" = 8080-series MPU
DL: "High" = 8-bit mode, "Low" = 4-bit mode
CSB: "High" = chip is not selected, "Low" = chip is selected
RS: "High" = data register, "Low" = instruction register
RW_WR: Read / Write indicating signal in 6800 mode, active high signal for writing command in 8080 mode.
E_RD: Active low signal for writing command or high enable signal for reading command in 6800 mode,
low enable signal for reading command in 8080 mode.
Parallel Interface
During writing operation, two 8-bit registers, data register (DR) and instruction register (IR), are used. The data
register (DR) is used as temporary data storage place for being written into DDRAM / CGRAM. Target RAM is
selected by RAM address set instruction. The Instruction register (IR) is used only to store instruction code
transferred from MPU. To select DR or IR register, RS input pin is used.
During reading operation, 8-bit output data register (OR) is used. The output data register (OR) is used as temporary
data storage place for being read from DDRAM / CGRAM. Destination RAM is selected by RAM address set
instruction. After RAM address set, the first reading in the 8-bit bus mode (first and second reading in the 4-bit bus
mode) is a dummy cycle (figure 3, 4, 5, 6). The valid data comes from the second reading in the 8-bit bus mode (from
the 3rd reading in 4-bit bus mode). The dummy cycle makes the address counter (AC) indicate the correct address.
So it is recommended to set address before writing. The instruction read operation is supported for indicating
internal operation is being processed (Busy Flag).
In the 4-bit bus mode, it is needed to transfer 4-bit data (through DB4 to DB7) by two times. The high order bits (for
8-bit mode DB4 to DB7) are transferred before the low order bits (for 8-bit mode DB0 to DB3) in read and write
transaction. The DB0 to DB3 pins are floated in this 4-bit bus mode.
After RESETB operation, S6A0031 considers the first 4-bit data from MPU as the high order bits in the 4-bit bus
mode.
7

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet S6A0031.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
S6A00318 COM / 80 SEG DRIVER & CONTROLLER FOR STN LCDSamsung semiconductor
Samsung semiconductor
S6A003216 COM / 80 SEG DRIVER & CONTROLLER FOR STN LCDSamsung semiconductor
Samsung semiconductor
S6A003553 SEGMENT STATIC DRIVERSamsung semiconductor
Samsung semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar