|
|
PDF S5T8555X01-L0B0 Data sheet ( Hoja de datos )
| Número de pieza | S5T8555X01-L0B0 | |
| Descripción | TIME SLOT ASSIGNMENT CIRCUIT | |
| Fabricantes | Samsung semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de S5T8555X01-L0B0 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
TIME SLOT ASSIGNMENT CIRCUIT
INTRODUCTION
The S5T8555 is a per channel Time Slot Assignment Circuit (TSAC)
that produces 8-bit receive and transmit time slots for four 1 CHIP
CODEC.
Each frame synchronization pulse may be independently assigned
to a time slot in a frame of up to 64 time slots
20-CERDIP
FEATURES
• Single, 5V operation
• Low power consumption: 5mW
• Controls four 1 CHIP CODEC
• Independent transmit and receive frame syncs
• channel unidirectional mode
• Up to 64 time slots per frame
• Compatible with S5T8554B/7B CODECs
• TTL and CMOS compatible
ORDERING INFORMATION
Device
S5T8555X01-L0B0
Package
20−CERDIP
Operating Temperature
−20°C to 125°C
S5T8555
1
1 page  
TIME SLOT ASSIGNMENT CIRCUIT
S5T8555
ELECTRICAL CHARACTERISTICS
(Unless otherwise noted; VCC = 5.0V ± 5%, Ta = 0°C to 70°C)
Characteristic
Operating Current
Input Voltage High
Input Voltage Low
Input Current 1
Input Current 2
Output Voltage High
Output Voltage Low
Rise and Fall Time of Clock
Delay to TSX Low
Delay to TSX High
Hold Time BCLK to Frame Sync
Set-Up Time from Frame Sync
BCLK
Delay Time from BLCK Low to
FSX/R0-3 High or Low
Hold Time from Channel Select
to CLK
Set-Up Time from Channel
Select to CLK
Period of Clock
Width of Clock High
Width of Clock Low
Set-Up Time from DC to CLK
Hold Time from CLK to DC
Set-Up Time from CS to CLK
Hold Time from CLK to CS
Symbol
ICC
VIH
VIL
II1
II2
VOH
tR (CK)
tF (CK)
tD (TSXL)
tD (TSXH)
tH (BFS)
tH (FSB)
Test Conditions
BCLK = 2.048MHz, all output
open
−
−
All Inputs Except Mode,
VIL≤VIN≤VIH
Mode, VIN = 0V
FSX and FSR Outputs,
IOH = 3mA
FSX and FSR Outputs,
IOH = 3mA
TSX output, IOL=3mA
BCLK, CLKC
CL=50pF
RL=1kΩ
−
−
tD CL = 50pF
tH (CSC)
−
tSU (CSC)
−
tCK
tW (CKH)
tW (CKL)
tSU (DCC)
tH (CDC)
tSU (CC)
tH (CC)
BCLK, CLKC
BCLK, CLK
BCLK, CLK
−
−
−
−
Min.
−
2.0
−
−1
−100
2.4
−
−
−
−
30
50
30
−
50
30
240
50
50
30
50
30
100
Typ.
1
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
Max.
1.5
−
0.7
1
−
−
0.4
0.4
50
140
100
−
−
50
−
−
−
−
−
−
−
−
−
Unit
mA
V
V
µA
µA
V
V
V
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
5
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet S5T8555X01-L0B0.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| S5T8555X01-L0B0 | TIME SLOT ASSIGNMENT CIRCUIT | Samsung semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |