DataSheet.es    


PDF S5T8554B03 Data sheet ( Hoja de datos )

Número de pieza S5T8554B03
Descripción CODEC FOR DIGITAL ANSWERING PHONE
Fabricantes Samsung semiconductor 
Logotipo Samsung semiconductor Logotipo



Hay una vista previa y un enlace de descarga de S5T8554B03 (archivo pdf) en la parte inferior de esta página.


Total 13 Páginas

No Preview Available ! S5T8554B03 Hoja de datos, Descripción, Manual

CODEC FOR DIGITAL ANSWERING PHONE
S5T8554B03
INTRODUCTION
The S5T8554B03 consists of on-chip PCM encoders, decoders (PCM CODECs)
and PCM line filter. This device provides all the functions required to
interface a full-duplex voice telephone circuit, digital answering phone. This
device is designed to perform the transmit encoding and receive decoding as
well as the transmit and receive filtering function in PCM system. Also it is inten-
ded to be used at the analog termination of a PCM line / trunk. This device
provide the Band pass filtering of the analog signals prior to encoding and
after decoding. This combination device performs the encoding and decoding
of voice and call progress tones as well as the signaling and supervision
information.
16DIP300
16SOPBD300
FEATURES
• Complete CODEC and filtering system
• Encoding / Decoding : 8 bits µ-law PCM
• On-chip auto zero, sample and hold,
and precision voltage references
• Low power dissipation : 60mW ( operating )
3mW ( standby )
± 5V operation
• TTL or CMOS compatible
• Automatic power down
ORDERING INFORMATION
Device
S5T8554B03-D0B0
S5T8554B03-S0B0
Package
16DIP300
16SOPBD300
Operating Temperature
0 ~ + 70°C
PIN CONFIGURATION
VBB 1
16 VFIXI+
GNDA 2
15 VFXI-
VFRO 3
14 GSX
VCC 4 S5KTS8585642B003 13 TSX
FSR 5
12 FSX
DR 6
11 DX
BCLKR/CLKSEL 7
10 BCLKX
MCLKR/PDN 8
9 MCLKX
1

1 page




S5T8554B03 pdf
CODEC FOR DIGITAL ANSWERING PHONE
S5T8554B03
TIMING CHARACTERISTICS
(Unless otherwise specified : Ta = 0°C to 70°C, Vcc = 5V ± 5%, VBB = 5V ± 5%, GNDA = 0V )
Characteristic
Frequency of Master Clock
System
Test Conditions
fMCK Depends on the device used and
the BCLKR /CLKSEL pin. MCLKx
and MCLK
Rise time of Bit Clock
tR(BCK)
tPB = 488ns
Fall Time of Bit Clock
tF(BCK)
tPB = 488ns
Hold Time for Bit Clock low to tH(LFS)
Frame sync
Long Frame only
Hold Time for Bit Clock High to tH(HFS)
Frame sync
Short Frame only
Set-up Time from Frame sync tSU(FBCL) Long Frame only
to Bit Clock low
Delay time from BCLKx High tD(HDV)
to data valid
Load = 150pF + 2 LSTTL loads
Delay time to /TSx low
tD(/TSXL) Load = 150pF + 2 LSTTL loads
Delay time from BCLKx low to tD(LDD)
data output disable
Delay Time to valid data from tD(VD)
FSx or BCLKx
CL = 0 pF to 150 pF
Whichever comes later.
Set-up Time from DR valid to
BCLK x/R low
tSU(DRBL)
Hold time from BCLK x/R low tH(BLDR)
to DR invalid
Set-up time from FS x/R to
BCLK x/R low
tSU(FBLS) Short Frame sync pulse (1 or 2 bit
clock periods long ) : note1
Width of master clock High
tW(MCKH) MCLKx and MCLKR
Width of master clock Low
tW(MCKL) MCLKx and MCLKR
Rise Time of Master clock
tR(MCK) MCLKx and MCLKR
Fall Time of Master clock
tF(MCK) MCLKx and MCLKR
Set-up time from BCLKx High
(FSx in Long Frame Sync
mode ) to MCLKx falling edge
tSU(BHMF) 1’s t bit clock after the leading
edge of FSx
Period of Bit Clock
tCK
Width of Bit clock High
tW(BCKH) VIH = 2.2V
Width of Bit clock Low
tW(BCKL) VIL = 0.6V
Hold time from BCLK x/R to
FS x/R low
tH(BLFL)
Short Frame sync pulse (1 or 2 bit
clock periods long ) : note1
Min.
0
Typ.
1.536
1.544
2.048
Max.
50
50
Unit
MHz
nS
nS
nS
0
nS
80
nS
0 180 nS
− − 140 nS
50 165 nS
20 165 nS
50
nS
50
nS
50
nS
160
160
−−
−−
50
nS
nS
50 nS
50 nS
nS
485 488 15.725 nS
160
nS
160
nS
100
nS
5

5 Page





S5T8554B03 arduino
CODEC FOR DIGITAL ANSWERING PHONE
APPLICATION CIRCUIT
+5V
-5V
S5T8554B03
From Mic
R1
R4
To Speaker
R3
PDN
4
R2 Vcc
14 GSx
2
GND
1
VBB
Dx
11
15 VFxI-
DR 6
R5 S5T8554B03MCLKx 9
3 VFRO
BCLKx 10
16 VFxI+
CLKSEL 9
8 PDN
FSx 10
FSR 9
Dx
DR
Clock
R6
µ-law only
Frame sync
NOTES:
1. Supposing desired Line Termination Impedance RL = 600
It is 0 dBm - 0.77459 Vrms
2. Tx Gain = 20 log ( R2 / R1) , R1 + R2 < 100k
or The Correspondence of 0 dBm0 = 4 dBm
Selection of Master Clock Frequency
BCLKR / CLKSEL
Master Clock Frequency
Clocked
0
1( or Open )
1.536 / 1.544MHz
2.048MHz
1.536 / 1.544MHz
11

11 Page







PáginasTotal 13 Páginas
PDF Descargar[ Datasheet S5T8554B03.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
S5T8554B011 CHIP CODECSamsung semiconductor
Samsung semiconductor
S5T8554B01-D0B01 CHIP CODECSamsung semiconductor
Samsung semiconductor
S5T8554B01-S0B01 CHIP CODECSamsung semiconductor
Samsung semiconductor
S5T8554B02-L0B01 CHIP CODECSamsung semiconductor
Samsung semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar