DataSheet.es    


PDF IDT71V432S6PFI Data sheet ( Hoja de datos )

Número de pieza IDT71V432S6PFI
Descripción 32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect
Fabricantes Integrated Device Technology 
Logotipo Integrated Device Technology Logotipo



Hay una vista previa y un enlace de descarga de IDT71V432S6PFI (archivo pdf) en la parte inferior de esta página.


Total 18 Páginas

No Preview Available ! IDT71V432S6PFI Hoja de datos, Descripción, Manual

32K x 32 CacheRAM
3.3V Synchronous SRAM
Burst Counter
Single Cycle Deselect
IDT71V432
Features
x 32K x 32 memory configuration
x Supports high-performance system speed:
Commercial and Industrial:
— 5ns Clock-to-Data Access (100MHz)
— 6ns Clock-to-Data Access (83MHz)
— 7ns Clock-to-Data Access (66MHz)
x Single-cycle deselect functionality (Compatible with
Micron Part # MT58LC32K32D7LG-XX)
x LBO input selects interleaved or linear burst mode
x Self-timed write cycle with global write control (GW), byte
write enable (BWE), and byte writes (BWx)
x Power down controlled by ZZ input
x Operates with a single 3.3V power supply (+10/-5%)
x Packaged in a JEDEC Standard 100-pin rectangular plastic
thin quad flatpack (TQFP).
Description
The IDT71V432 is a 3.3V high-speed 1,048,576-bit CacheRAM
organized as 32K x 32 with full support of the Pentium™ and PowerPC™
processor interfaces. The pipelined burst architecture provides cost-
effective 3-1-1-1 secondary cache performance for processors up to
100 MHz.
The IDT71V432 CacheRAM contains write, data, address, and
control registers. Internal logic allows the CacheRAM to generate a self-
timed write based upon a decision which can be left until the extreme end
of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V432 can provide four cycles of data for
a single address presented to the CacheRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will be pipelined for one
cycle before it is available on the next rising clock edge. If burst mode
operation is selected (ADV=LOW), the subsequent three cycles of output
data will be available to the user on the next three rising clock edges. The
order of these three addresses will be defined by the internal burst counter
and the LBO input pin.
The IDT71V432 CacheRAM utilizes IDT's high-performance, high-
volume 3.3V CMOS process, and is packaged in a JEDEC Standard
14mmx20mm100-pinthinplasticquadflatpack(TQFP)foroptimumboard
density in both desktop and notebook applications.
Pin Description Summary
A0–A14
Address Inputs
CE
CS0, CS1
Chip Enable
Chips Selects
OE Output Enable
GW Global Write Enable
BWE Byte Write Enable
BW1, BW2, BW3, BW4
Individual Byte Write Selects
CLK Clock
ADV Burst Address Advance
ADSC
Address Status (Cache Controller)
ADSP
Address Status (Processor)
LBO Linear / Interleaved Burst Order
ZZ Sleep Mode
I/O0–I/O31
Data Input/Output
VDD 3.3V Power
VSS Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Power
Ground
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Asynchronous
Synchronous
DC
DC
3104 tbl 01
CacheRAM is a trademark of Integrated Device Technology.
Pentium processor is a trademark of Intel Corp.
PowerPC is a trademark of International Business Machines, Inc.
©2000 Integrated Device Technology, Inc.
1
AUGUST 2001
DSC-3104/05

1 page




IDT71V432S6PFI pdf
IDT71V432, 32K x 32 CacheRAM
3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect
Pin Configuration
Commercial and Industrial Temperature Ranges
NC
I/O16
I/O17
VDD
VSS
I/O18
I/O19
I/O20
I/O21
VSS
VDD
I/O22
I/O23
VDD/NC(1)
VDD
NC
VSS
I/O24
I/O25
VDD
VSS
I/O26
I/O27
I/O28
I/O29
VSS
VDD
I/O30
I/O31
NC
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
1 80
2 79
3 78
4 77
5 76
6 75
7 74
8 73
9 72
10 71
11 70
12 69
13 68
14 67
15 PK100-1 66
16 65
17 64
18 63
19 62
20 61
21 60
22 59
23 58
24 57
25 56
26 55
27 54
28 53
29 52
30 51
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
NC
I/O15
I/O14
VDD
VSS
I/O13
I/O12
I/O11
I/O10
VSS
VDD
I/O9
I/O8
VSS
NC
VDD
ZZ(2)
I/O7
I/O6
VDD
VSS
I/O5
I/O4
I/O3
I/O2
VSS
VDD
I/O1
I/O0
NC
Top View TQFP
NOTES:
1. Pin 14 can either be directly connected to VDD or not connected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.
3104 drw 02
6.452

5 Page





IDT71V432S6PFI arduino
IDT71V432, 32K x 32 CacheRAM
3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect
Commercial and Industrial Temperature Ranges
Timing Waveform of Combined Pipelined Read and Write Cycles(1,2,3)
6.1412

11 Page







PáginasTotal 18 Páginas
PDF Descargar[ Datasheet IDT71V432S6PFI.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
IDT71V432S6PF32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle DeselectIntegrated Device Technology
Integrated Device Technology
IDT71V432S6PFI32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle DeselectIntegrated Device Technology
Integrated Device Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar