|
|
Número de pieza | IDT71L024L100PZI | |
Descripción | low power 3v cmos sram 1 meg (128k X 8-bit) | |
Fabricantes | Integrated Device Technology | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de IDT71L024L100PZI (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
No Preview Available ! Integrated Device Technology, Inc.
LOW POWER 3V CMOS SRAM
1 MEG (128K x 8-BIT)
ADVANCE
INFORMATION
IDT71L024
FEATURES:
• 128K x 8 Organization
• Wide Operating Voltage Range: 2.7V to 3.6V
• Speed Grades: 70ns, 100ns
• Low Operating Power: 25mA (max)
• Low Standby Power: 5µA (max)
• Low-Voltage Data Retention: 1.5V (min)
• Available in 32-pin, 13.4mm x 8mm Type I TSOP
package
DESCRIPTION:
The IDT71L024 is a 1,048,576-bit very low-power Static
RAM organized as 128K x 8. It is fabricated using IDT’s high-
reliability CMOS technology. This state-of-the-art technology,
combined with innovative circuit design techniques, provides
a cost-effective solution for low-power memory needs. It uses
a 6-transistor memory cell.
All input and output signals of the IDT71L024 are LVTTL-
compatible and operation is from a single extended-range
3.3V supply. This extended supply range makes the device
ideally suited for unregulated battery-powered applications.
Fully static asynchronous circuitry is used, requiring no clocks
or refresh for operation.
The IDT71L024 is packaged in a JEDEC standard 32-pin
TSOP Type I.
FUNCTIONAL BLOCK DIAGRAM
A0
•
•
•
A16
ADDRESS
DECODER
•
•
•
1,048,576-BIT
MEMORY ARRAY
I/O0 – I/O7
•
8
8
WE
OE
CONTROL
LOGIC
CS1
CS2
I/O CONTROL
8
3778 drw 01
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES
©1997 Integrated Device Technology, Inc.
MAY 1997
DSC-3967/-
1
1 page IDT71L024
LOW POWER 3V CMOS STATIC RAM 1 MEG (128K x 8-BIT)
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS (VDD = 2.7 to 3.6V, All Temperature Ranges)
71L024L70
Symbol
Parameter
Min. Max.
Read Cycle
tRC Read Cycle Time
70 —
tAA Address Access Time
— 70
tACS
tCLZ(1)
tCHZ(1)
Chip Select Access Time
Chip Select Low to Output in Low-Z
Chip Select High to Output in High-Z
— 70
10 —
— 25
tOE
tOLZ(1)
tOHZ(1)
Output Enable Low to Output Valid
Output Enable Low to Output in Low-Z
Output Enable High to Output in High-Z
— 35
5—
— 25
tOH Output Hold from Address Change
10 —
Write Cycle
tWC Write Cycle Time
70 —
tAW Address Valid to End of Write
65 —
tCW Chip Select Low to End of Write
65 —
tAS Address Set-up Time
0—
tWR Address Hold from End of Write
0—
tWP Write Pulse Width
55 —
tDW Data Valid to End of Write
30 —
tDH
tOW(1)
tWHZ(1)
Data Hold Time
Write Enable High to Output in Low-Z
Write Enable Low to Output in High-Z
0—
5—
— 25
NOTE:
1. This parameter is guaranteed by device characterization, but is not production tested.
71L024L100
Min. Max. Units
100 — ns
— 100 ns
— 100 ns
10 — ns
— 30 ns
— 50 ns
5 — ns
— 30 ns
15 — ns
100 — ns
80 — ns
80 — ns
0 — ns
0 — ns
70 — ns
40 — ns
0 — ns
5 — ns
— 30 ns
3778 tbl 11
5
5 Page |
Páginas | Total 8 Páginas | |
PDF Descargar | [ Datasheet IDT71L024L100PZI.PDF ] |
Número de pieza | Descripción | Fabricantes |
IDT71L024L100PZ | low power 3v cmos sram 1 meg (128k X 8-bit) | Integrated Device Technology |
IDT71L024L100PZI | low power 3v cmos sram 1 meg (128k X 8-bit) | Integrated Device Technology |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |