DataSheet.es    


PDF IDT71421SA55PF Data sheet ( Hoja de datos )

Número de pieza IDT71421SA55PF
Descripción HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
Fabricantes Integrated Device Technology 
Logotipo Integrated Device Technology Logotipo



Hay una vista previa y un enlace de descarga de IDT71421SA55PF (archivo pdf) en la parte inferior de esta página.


Total 13 Páginas

No Preview Available ! IDT71421SA55PF Hoja de datos, Descripción, Manual

Integrated Device Technology, Inc.
HIGH-SPEED 2K x 8
DUAL-PORT STATIC RAM
WITH INTERRUPTS
IDT71321SA/LA
IDT71421SA/LA
FEATURES:
• High-speed access
—Commercial: 20/25/35/45/55ns (max.)
• Low-power operation
—IDT71321/IDT71421SA
—Active: 550mW (typ.)
—Standby: 5mW (typ.)
—IDT71321/421LA
—Active: 550mW (typ.)
—Standby: 1mW (typ.)
• Two INT flags for port-to-port communications
• MASTER IDT71321 easily expands data bus width to 16-
or-more-bits using SLAVE IDT71421
• On-chip port arbitration logic (IDT71321 only)
BUSY output flag on IDT71321; BUSY input on IDT71421
• Fully asynchronous operation from either port
• Battery backup operation —2V data retention (LA Only)
• TTL-compatible, single 5V ±10% power supply
• Available in popular hermetic and plastic packages
• Industrial temperature range (–40°C to +85°C) is avail-
able, tested to military electrical specifications
DESCRIPTION:
The IDT71321/IDT71421 are high-speed 2K x 8 Dual-
Port Static RAMs with internal interrupt logic for interproces-
sor communications. The IDT71321 is designed to be used
as a stand-alone 8-bit Dual-Port RAM or as a "MASTER"
Dual-Port RAM together with the IDT71421 "SLAVE" Dual-
Port in 16-bit-or-more word width systems. Using the IDT
MASTER/SLAVE Dual-Port RAM approach in 16-or-more-
bit memory system applications results in full speed, error-
free operation without the need for additional discrete logic.
Both devices provide two independent ports with sepa-
rate control, address, and I/O pins that permit independent,
asynchronous access for reads or writes to any location in
memory. An automatic power down feature, controlled by
CE, permits the on chip circuitry of each port to enter a very
low standby power mode.
Fabricated using IDT's CMOS high-performance technol-
ogy, these devices typically operate on only 550mW of
power. Low-power (LA) versions offer battery backup data
retention capability, with each Dual-Port typically consum-
ing 200µW from a 2V battery.
The IDT71321/IDT71421 devices are packaged in a 52-
pin PLCC, a 64-pin TQFP, and a 64-pin STQFP.
FUNCTIONAL BLOCK DIAGRAM
OEL
WCEL
R/ L
OER
WCER
R/ R
I/O0L- I/O7L
BUSYL(1,2)
A10L
A0L
NOTES:
1. IDT71321 (MASTER): BUSY
is open drain output and
requires pullup resistor of 270.
IDT71421 (SLAVE): BUSY is input.
2. Open drain output: requires pullup
resistor of 270.
(2)
INTL
I/O
Control
I/O
Control
Address
Decoder
CEL
WOEL
R/ L
11
MEMORY
ARRAY
ARBITRATION
and
INTERRUPT
LOGIC
Address
Decoder
11
CER
WOER
R/ R
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
©1996 Integrated Device Technology, Inc.
For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.
6.03
I/O0R-I/O7R
BUSYR (1,2)
A10R
A0R
(2)
INTR
2691 drw 01
OCTOBER 1996
DSC-2691/6
1

1 page




IDT71421SA55PF pdf
IDT71321SA/LA AND IDT71421SA/LA
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
COMMERCIAL TEMPERATURE RANGE
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(2)
Symbol
Parameter
71321X20 71321X25 71321X35 71321X55 71321X100
71421X25 71421X35 71421X55 71421X100
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Unit
Read Cycle
tRC
tAA
tACE
tAOE
tOH
tLZ
tHZ
tPU
tPD
Read Cycle Time
Address Access Time
Chip Enable Access Time
Output Enable Access Time
Output Hold From Address Change
Output Low-Z Time(1,3)
Output High-Z Time(1,3)
Chip Enable to Power Up Time(3)
Chip Disable to Power Down Time(3)
20 —
— 20
— 20
11
3—
0—
— 10
0—
— 20
25 — 35
— 25 —
— 25 —
— 12 —
3—3
0—0
— 10 —
0—0
— 25 —
NOTES:
1. Transition is measured ±500mV from Low or High-impedance voltage Output Test Load (Figure 2).
2. “X” in part numbers indicates power rating (SA or LA).
3. This parameter is guaranteed by device characterization, but is not production tested.
— 55
35 —
35 —
20 —
—3
—5
15 —
—0
35 —
— 100 — ns
55 — 100 ns
55 — 100 ns
25 — 40 ns
— 10 — ns
— 5 — ns
25 — 40 ns
— 0 — ns
50 — 50 ns
2689 tbl 09
TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1)
tRC
ADDRESS
tAA
tOH
tOH
DATAOUT
BUSYOUT
PREVIOUS DATA VALID
DATA VALID
tBDDH (2,3)
2691 drw 06
NOTES:
1. R/W = VIH, CE = VIL, and OE = VIL. Address is valid prior to or coincidental with CE transition Low.
2. tBDD delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read
operations BUSY has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.
6.03 5

5 Page





IDT71421SA55PF arduino
IDT71321SA/LA AND IDT71421SA/LA
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
TRUTH TABLES
COMMERCIAL TEMPERATURE RANGE
TABLE I —
NON-CONTENTION READ/WRITE CONTROL(4)
Left or Right Port(1)
R/W CE OE D0–7
Function
XH X
Z Port Disabled and in Power-
Down Mode, ISB2 or ISB4
XH X
Z CER = CEL = VIH, Power-Down
Mode, ISB1 or ISB3
L L X DATAIN Data on Port Written Into Memory(2)
H L L DATAOUT Data in Memory Output on Port(3)
HL H
Z High-impedance Outputs
NOTES:
2654 tbl 13
1. A0L – A10L A0R – A10R.
2. If BUSY = VIL, data is not written.
3. If BUSY = VIL, data may not be valid, see tWDD and tDDD timing.
4. 'H' = VIH, 'L' = VIL, 'X' = DON’T CARE, 'Z' = High-impedance.
TABLE II — INTERRUPT FLAG(1,4)
R/WL
L
X
X
X
Left Port
CEL OEL
LX
XX
XX
LL
A10L – A0L
7FF
X
X
7FE
NOTES:
1. Assumes BUSYL = BUSYR = VIH
2. If BUSYL = VIL, then No Change.
3. If BUSYR = VIL, then No Change.
4. 'H' = VIH, 'L' = VIL, 'X' = DON’T CARE.
INTL
X
X
L(3)
H(2)
R/WR
X
X
L
X
Right Port
CER OER A10L – A0R
XX
X
L L 7FF
L X 7FE
XX
X
INTR
L(2)
H(3)
X
X
Function
Set Right INTR Flag
Reset Right INTR Flag
Set Left INTL Flag
Reset Left INTL Flag
2654 tbl 14
TABLE III — ADDRESS BUSY ARBITRATION
Inputs
Outputs
A0L-A10L
CEL CER A0R-A10R BUSYL(1) BUSYR(1)
Function
X X NO MATCH H
H Normal
H X MATCH
H
H Normal
X H MATCH
L L MATCH
H
(2)
H Normal
(2) Write Inhibit(3)
NOTES:
2689 tbl 15
1. Pins BUSYL and BUSYR are both outputs for IDT71321 (master). Both are
inputs for IDT71421 (slave). BUSYX outputs on the IDT71321 are open
drain, not push-pull outputs. On slaves the BUSYX input internally inhibits
writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and
enable inputs of this port. 'H' if the inputs to the opposite port became
stable after the address and enable inputs of this port. If tAPS is not met,
either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs
can not be low simultaneously.
3. Writes to the left port are internally ignored when BUSYL outputs are
driving Low regardless of actual logic level on the pin. Writes to the right
port are internally ignored when BUSYR outputs are driving Low regard-
less of actual logic level on the pin.
6.03 11

11 Page







PáginasTotal 13 Páginas
PDF Descargar[ Datasheet IDT71421SA55PF.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
IDT71421SA55PFHIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTSIntegrated Device Technology
Integrated Device Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar