|
|
PDF KM416C256D Data sheet ( Hoja de datos )
| Número de pieza | KM416C256D | |
| Descripción | 256K x 16Bit CMOS Dynamic RAM with Fast Page Mode | |
| Fabricantes | Samsung semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de KM416C256D (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
KM416C256D, KM416V256D
CMOS DRAM
256K x 16Bit CMOS Dynamic RAM with Fast Page Mode
DESCRIPTION
This is a family of 262,144 x 16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells
within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5,-6,-7), power consumption(Normal or Low power) and
package type(SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and
Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 256Kx16 fast page mode DRAM family is
fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.
It may be used as graphic memory unit for microcomputer, personal computer and portable machines.
FEATURES
¡Ü Part Identification
- KM416C256D/DL (5V, 512K Ref.)
- KM416V256D/DL (3.3V, 512K Ref.)
¡Ü Active Power Dissipation
Speed
-5
-6
-7
3.3V(512 Ref.)
-
325
290
Unit : mW
5V(512 Ref.)
605
495
440
¡Ü Refresh Cycles
Part
NO.
C256D
V256D
VCC
5V
3.3V
Refresh
cycle
512K
Refresh period
Normal L-ver
8ms 128ms
¡Ü Performance Range:
Speed
-5
-6
-7
tRAC
50ns
60ns
70ns
tCAC
15ns
15ns
20ns
tRC
90ns
10ns
130ns
tPC
35ns
40ns
45ns
Remark
5V only
5V/3.3V
5V/3.3V
¡Ü Fast Page Mode operation
¡Ü 2 CAS Byte/Wrod Read/Write operation
¡Ü CAS-before-RAS refresh capability
¡Ü RAS-only and Hidden refresh capability
¡Ü Self-refresh capability (L-ver only)
¡Ü TTL(5V)/LVTTL(3.3V) compatible inputs and outputs
¡Ü Early Write or output enable controlled write
¡Ü JEDEC Standard pinout
¡Ü Available in 40-pin SOJ 400mil and44(40)-pin
TSOP(II) 400mil packages
¡Ü Triple +5V¡¾10% power supply(5V product)
¡Ü Triple +3.3V¡¾0.3V power supply(3.3V product)
FUNCTIONAL BLOCK DIAGRAM
RAS
UCAS
LCAS
W
A0
.
.
A8
Control
Clocks
VBB Generator
Refresh Timer
Refresh Control
Refresh Counter
Row Address Buffer
Col. Address Buffer
Row Decoder
Memory Array
262,144 x16
Cells
Column Decoder
Vcc
Vss
Lower
Data in
Buffer
Lower
Data out
Buffer
Upper
Data in
Buffer
Upper
Data out
Buffer
DQ0
to
DQ7
OE
DQ8
to
DQ15
SAMSUNG ELECTRONICS CO., LTD. reserves the right to
change products and specifications without notice.
1 page  
KM416C256D, KM416V256D
CMOS DRAM
CAPACITANCE (TA=25¡É, VCC=5V or 3.3V, f=1MHz)
Parameter
Symbol
Input capacitance [A0 ~ A8]
CIN1
Input capacitance [RAS, UCAS, LCAS, W, OE]
CIN2
Output capacitance [DQ0 - DQ15]
CDQ
Min
-
-
-
AC CHARACTERISTICS (0¡É¡ÂTA¡Â70¡É, See note 1,2)
Test condition (5V device) : VCC=5.0V¡¾10%, Vih/Vil=2.4/0.8V, Voh/Vol=2.4/0.4V
Test condition (3.3V device) : VCC=3.3V¡¾0.3V, Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V
Parameter
Symbol
Random read or write cycle time
tRC
Read-modify-write cycle time
tRWC
Access time from RAS
tRAC
Access time from CAS
tCAC
Access time from column address
tAA
CAS to output in Low-Z
tCLZ
Output buffer turn-off delay
tOFF
Transition time (rise and fall)
tT
RAS precharge time
tRP
RAS pulse width
tRAS
RAS hold time
tRSH
CAS hold time
tCSH
CAS pulse width
tCAS
RAS to CAS delay time
tRCD
RAS to column address delay time
tRAD
CAS to RAS precharge time
tCRP
Row address set-up time
tASR
Row address hold time
tRAH
Column address set-up time
tASC
Column address hold time
tCAH
Column address to RAS lead time
tRAL
Read command set-up time
tRCS
Read command hold time referenced to CAS tRCH
Read command hold time referenced to RAS tRRH
Write command set-up time
tWCS
Write command hold time
tWCH
Write command pulse width
tWP
Write command to RAS lead time
tRWL
Write command to CAS lead time
tCWL
-5 *1
Min Max
90
132
50
15
25
0
0 12
3 50
30
50 10K
15
50
15 10K
20 35
15 25
5
0
10
0
10
25
0
0
0
0
10
10
15
13
-6
Min Max
110
152
60
15
30
0
0 12
3 50
40
60 10K
15
60
15 10K
20 45
15 30
5
0
10
0
10
30
0
0
0
0
10
10
15
15
Note) *1 : 5V only
Max
5
7
7
Units
pF
pF
pF
-7
Min Max
130
177
70
20
35
0
0 17
3 50
50
70 10K
20
70
20 10K
20 50
15 35
5
0
10
0
15
35
0
0
0
0
15
15
15
15
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
3,4,10
3,4,5
3,10
3
6
2
4
10
12
12
8
8
7
15
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet KM416C256D.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| KM416C256D | 256K x 16Bit CMOS Dynamic RAM with Fast Page Mode | Samsung semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |