DataSheet.es    


PDF IDT723614L15PQF Data sheet ( Hoja de datos )

Número de pieza IDT723614L15PQF
Descripción CMOS SyncBiFIFOO WITH BUS MATCHING AND BYTE SWAPPING 64 x 36 x 2
Fabricantes Integrated Device Technology 
Logotipo Integrated Device Technology Logotipo



Hay una vista previa y un enlace de descarga de IDT723614L15PQF (archivo pdf) en la parte inferior de esta página.


Total 39 Páginas

No Preview Available ! IDT723614L15PQF Hoja de datos, Descripción, Manual

CMOS SyncBiFIFO
WITH BUS MATCHING AND BYTE SWAPPING
64 x 36 x 2
IDT723614
Integrated Device Technology, Inc.
FEATURES:
• Free-running CLKA and CLKB can be asynchronous or
coincident (simultaneous reading and writing of data on a
single clock edge is permitted)
• Two independent clocked FIFOs (64 x 36 storage
capacity each) buffering data in opposite directions
• Mailbox bypass Register for each FIFO
• Dynamic Port B bus sizing of 36-bits (long word), 18-bits
(word), and 9-bits (byte)
• Selection of Big- or Little-Endian format for word and
byte bus sizes
• Three modes of byte-order swapping on port B
• Programmable Almost-Full and Almost-Empty Flags
• Microprocessor interface control logic
EFA, FFA, AEA, and AFA flags synchronized by CLKA
EFB, FFB, AEB, and AFB flags synchronized by CLKB
• Passive parity checking on each port
• Parity generation can be selected for each port
• Low-power advanced BiCMOS technology
• Supports clock frequencies up to 67 MHz
• Fast access times of 10 ns
• Available in 132-pin plastic quad flat package (PQF) or
space-saving 120-pin thin quad flat package (TQFP)
• Industrial temperature range (-40°C to +85°C) is avail-
able, tested to military electrical specifications
FUNCTIONAL BLOCK DIAGRAM
CLKA
CSA
W/RA
ENA
MBA
Port-A
Control
Logic
Mail 1
Register
Parity
Gen/Check
MBF1
PEFB
PGB
RST
ODD/
EVEN
Device
Control
FFA
AFA
FS0
FS1
A0 - A35
EFA
AEA
36
64 x 36
SRAM
Write Read
Pointer Pointer
FIFO1
FIFO2
Status Flag
Logic
Programmable Flag
Offset Register
Status Flag
Logic
Read Write
Pointer Pointer
36
EFB
AEB
B0-B35
FFB
AFB
36
64 x 36
SRAM
PGA
PEFA
MBF2
Parity
Gen/Check
Mail 2
Register
Port-B
Control
Logic
The IDT logo is a registered trademark and SyncBiFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
©1997 Integrated Device Technology, Inc
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
CLKB
CSB
W/RB
ENB
BE
SIZ0
SIZ1
SW0
SW1 3146 drw 01
MAY 1997
DSC-3146/4
1

1 page




IDT723614L15PQF pdf
IDT723614 CMOS SyncBiFIFOWITH BUS MATCHING AND BYTE SWAPPING
64 x 36 x 2
PIN DESCRIPTION (CONTINUED)
COMMERCIAL TEMPERATURE RANGE
Symbol
Name
`FS1, FS0 Flag-Offset Selects
I/O Description
I The LOW-to-HIGH transition of RST latches the values of FS0 and FS1, which
selects one of four preset values for the almost-full flag and almost-empty flag
offset.
MBA
MBF1
MBF2
ODD/
EVEN
PEFA
Port A Mailbox
I A HIGH level on MBA chooses a mailbox register for a port A read or write
Select
operation. When the A0-A35 outputs are active, a HIGH level on MBA selects
data from the mail2 register for output, and a LOW level selects FIFO2 output
register data for output.
Mail1 Register Flag
O MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the
mail1 register. Writes to the mail1 register are inhibited while MBF1 is set LOW.
MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port B read is
selected and both SIZ1 and SIZ0 are HIGH. MBF1 is set HIGH when the device
is reset.
Mail2 Register Flag
O MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the
mail2 register. Writes to the mail2 register are inhibited while MBF2 is set LOW.
MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port A read is
selected and MBA is HIGH. MBF2 is set HIGH when the device is reset.
Odd/Even Parity
Select
I Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is
checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity
generated for each port if parity generation is enabled for a readoperation.
Port A Parity Error
O When any byte applied to terminals A0-A35 fails parity, PEFA is LOW. Bytes are
Flag
(Port A) organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant
bit of each byte serving as the parity bit. The type of parity checked is deter
mined by the state of the ODD/EVEN input.
PEFB
Port B Parity Error
Flag
The parity trees used to check the A0-A35 inputs are shared by the mail2 register
to generate parity if parity generation is selected by PGA. Therefore, if a mail2
read parity generation is setup by having W/RA LOW, MBA HIGH, and PGA
HIGH, the PEFA flag is forced HIGH regardless of the A0-A35 inputs.
O When any valid byte applied to terminals B0-B35 fails parity, PEFB is LOW. Bytes
(Port B) are organized as B0-B8, B9-B17, B18-B26, B27-B35 with the most significant bit
of each byte serving as the parity bit. A byte is valid when it is used by the bus
size selected for Port B. The type of parity checked is determined by the state of
the ODD/EVEN input.
The parity trees used to check the B0-B35 inputs are sharedby the mail 1 register to
generate parity if parity generation isselected by PGB. Therefore, if a mail1 read
with parity generation is setup by having W/RB LOW, SIZ1 and SIZ0 HIGH, and
PGB HIGH, the PEFB flag is forced HIGH regardless of the state of the B0-B35
inputs.
PGA
Port A Parity
Generation
I Parity is generated for data reads from port A when PGA is HIGH. The type of
parity generated is selected by the state of the ODD/EVEN input. Bytes are
organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity
bits are output in the most significant bit of each byte.
PGB
Port B Parity
Generation
RST Reset
SIZ0, SIZ1 Port B bus size
selects
I Parity is generated for data reads from port B when PGB is HIGH. The type
of parity generated is selected by the state of the ODD/EVEN input. Bytes are
organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity
bits are output in the most significant bit of each byte.
I To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-to-
HIGH transitions of CLKB must occur while RST is LOW. This sets the AFA,
AFB, MBF1, and MBF2 flags HIGH and the EFA, EFB, AEA, AEB, FFA, and
FFB flags LOW. The LOW-to-HIGH transition of RST latches the status of the
FS1 and FS0 inputs to select almost-full and almost-empty flag offsets
I A LOW-to-HIGH transition of CLKB latches the states of SIZ0, SIZ1, and BE, and
(Port B) the following LOW-to-HIGH transition of CLKB implements the latched states as a
port B bus size. Port B bus sizes can be long word, word, or byte. A high on both
SIZ0 and SIZ1 accesses the mailbox reegisters for a port B 36-bit write or read.
5

5 Page





IDT723614L15PQF arduino
IDT723614 CMOS SyncBiFIFOWITH BUS MATCHING AND BYTE SWAPPING
64 x 36 x 2
COMMERCIAL TEMPERATURE RANGE
SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE
AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF (See Figures 4 through 26)
Symbol
tA
tWFF
tREF
tPAE
tPAF
tPMF
tPMR
tPPE(3)
tMDV
tPDPE
tPOPE
tPOPB(4)
tPEPE
tPEPB(4)
tRSF
tEN
tDIS
IDT723614L15 IDT723614L20 IDT723614L30
Parameter
Min. Max. Min. Max. Min. Max.
Access Time, CLKAto A0-A35 and CLKB
2 10 2 12 2 15
to B0-B35
Propagation Delay Time, CLKAto FFA and
CLKBto FFB
2 10 2 12 2 15
Propagation Delay Time, CLKAto EFA and
and CLKBto EFB
2 10 2 12 2 15
Propagation Delay Time, CLKAto AEA and
CLKBto AEB
2 10 2 12 2 15
Propagation Delay Time, CLKAto AFA and
CLKBto AFB
2 10 2 12 2 15
Propagation Delay Time, CLKAto MBF1 LOW 1 9 1 12 1 15
or MBF2 HIGH and CLKBto MBF2 LOW or
MBF1 HIGH
Propagation Delay Time, CLKAto B0-B35(1)
and CLKBto A0-A35(2)
Propagation delay time, CLKBto PEFB
3 11 3 13 3 15
2 11 2 12 2 13
Propagation Delay Time, MBA to A0-A35 valid 1 11 1 11. 5 1 12
and SIZ1, SIZ0 to B0-B35 valid
Propagation Delay Time, A0-A35 valid to PEFA 3 10 3 11 3 13
valid; B0-B35 valid to PEFB valid
Propagation Delay Time, ODD/EVEN to PEFA
and PEFB
3 11
3 12 3 14
Propagation Delay Time, ODD/EVEN to parity 2 11 2 12 2 14
bits (A8, A17, A26, A35) and (B8, B17, B26,
B35)
Propagation Delay Time, CSA, ENA,W/RA,
1 11 1 12 1 14
MBA, or PGA to PEFA; CSB, ENB, W/RB, SIZ1,
SIZ0, or PGB to PEFB
Propagation Delay Time, CSA, ENA, W/RA,
3 12 3 13 3 14
MBA, or PGA to parity bits (A8, A17, A26, A35);
CSB, ENB, W/RB,SIZ1, SIZ0, or PGB to parity
bits (B8, B17, B26, B35)
Propagation Delay Time, RST to (MBF1, MBF2) 1 15 1 20 1 30
HIGH
Enable Time, CSA and W/RA LOW to A0-A35 2 10 2 12 2 14
active and CSB LOW and W/RB HIGH to
B0-B35 active
Disable Time, CSA or W/RA HIGH to A0-A35 1 8 1 9 1 11
at high impedance and CSB HIGH or W/RB
LOW to B0-B35 at high impedance
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES:
1. Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1, SIZ0 are HIGH.
2. Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.
3. Only applies when a new port B bus size is implemented by the rising CLKB edge.
4. Only applies when reading data from a mail register.
11

11 Page







PáginasTotal 39 Páginas
PDF Descargar[ Datasheet IDT723614L15PQF.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
IDT723614L15PQFCMOS SyncBiFIFOO WITH BUS MATCHING AND BYTE SWAPPING 64 x 36 x 2Integrated Device Technology
Integrated Device Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar