DataSheet.es    


PDF DS3883 Data sheet ( Hoja de datos )

Número de pieza DS3883
Descripción BTL 9-Bit Data Transceiver
Fabricantes National Semiconductor 
Logotipo National Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de DS3883 (archivo pdf) en la parte inferior de esta página.


Total 9 Páginas

No Preview Available ! DS3883 Hoja de datos, Descripción, Manual

July 1998
DS3883A
BTL 9-Bit Data Transceiver
General Description
The DS3883A is one in a series of transceivers designed
specifically for the implementation of high performance Fu-
turebus+ and proprietary bus interfaces. The DS3883A, is a
BTL 9-bit Transceiver designed to conform to IEEE 1194.1
(Backplane Transceiver Logic — BTL) as specified in the
IEEE 896.2 Futurebus+ specification. Utilization of the
DS3883A simplifies the implementation of byte wide
address/data with parity lines and also may be used for the
Futurebus+ status, tag and command lines.
The DS3883A driver output configuration is an NPN open
collector which allows Wired-OR connection on the bus.
Each driver output incorporates a Schottky diode in series
with its collector to isolate the transistor output capacitance
from the bus thus reducing the bus loading in the inactive
state. The combined output capacitance of the driver and re-
ceiver input is less than 5 pF. The driver also has high sink
current capability to comply with the bus loading require-
ments defined within IEEE 1194.1 BTL specification.
Backplane Transceiver Logic (BTL) is a signaling standard
that was invented and first introduced by National Semicon-
ductor, then developed by the IEEE to enhance the perfor-
mance of backplane buses. BTL compatible transceivers
feature low output capacitance drivers to minimize bus load-
ing, a 1V nominal signal swing for reduced power consump-
tion and receivers with precision thresholds for maximum
noise immunity. BTL eliminates settling time delays that se-
verely limit TTL bus performance, and thus provide signifi-
cantly higher bus transfer rates. The backplane bus is in-
tended to be operated with termination resistors (selected to
match the bus impedance) connected to 2.1V at both ends.
The low voltage is typically 1V.
Separate ground pins are provided for each BTL output to
minimize induced ground noise during simultaneous switch-
ing.The unique driver circuitry meets the maximum slew rate
of 0.5 V/ns which allows controlled rise and fall times to re-
duce noise coupling to adjacent lines.The transceiver’s con-
trol and driver inputs are designed with high impedance PNP
input structures and are fully TTL compatible.
The receiver is a high speed comparator that utilizes a band-
gap reference for precision threshold control allowing maxi-
mum noise immunity to the BTL 1V signaling level. Separate
QVCC and QGND pins are provided to minimize the effects
of high current switching noise. The output is TRI-STATE®
and fully TTL compatible.
The DS3883A supports live insertion as defined in 896.2
through the LI (Live Insertion) pin. To implement live inser-
tion the LI pin should be connected to the live insertion
power connector. If this function is not supported the LI pin
must be tied to the VCC pin. The DS3883A also provides
glitch free power up/down protection during power sequenc-
ing.
The DS3883A has two types of power connections in addi-
tion to the LI pin. They are the Logic VCC (VCC) and the Quiet
VCC (QVCC). There are two logic VCC pins on the DS3883
that provide the supply voltage for the logic and control cir-
cuitry. Multiple power pins reduce the effects of package in-
ductance and thereby minimize switching noise. As these
pins are common to the V CC bus internal to the device, a
voltage delta should never exist between these pins and the
voltage difference between VCC and QV CC should never ex-
ceed ±0.5V because of ESD circuitry.
Additionally, the ESD circuitry between the VCC pins and all
other pins except for BTL I/O’s and LI pins requires that any
voltage on these pins should not exceed the voltage on VCC
+ 0.5V.
There are three different types of ground pins on the
DS3883A. They are the logic ground (GND), BTL grounds
(B0GND–B8GND) and the Bandgap reference ground
(QGND). All of these ground reference pins are isolated
within the chip to minimize the effects of high current switch-
ing transients. For optimum performance the QGND should
be returned to the connector through a quiet channel that
does not carry transient switching current. The GND and
B0GND–B8GND should be connected to the nearest back-
plane ground pin with the shortest possible path.
Since many different grounding schemes could be imple-
mented and ESD circuitry exists on the DS3883, it is impor-
tant to note that any voltage difference between ground pins,
QGND, GND or B0GND–B8GND should not exceed ±0.5V
including power-up/down sequencing.
When CD (Chip Disable) is high, An and Bn are in a high im-
pedance state. To transmit data (An to Bn) the T/R signal is
high. To receive data (Bn to An) the T/R signal is low.
Features
n 9-bit Inverting BTL transceiver meets IEEE 1194.1
standard on Backplane Transceiver Logic (BTL)
n Supports live insertion
n Glitch free power-up/down protection
n Typically less than 5 pF bus-port capacitance
n Low bus-port voltage swing (typically 1V) at 80 mA
n Open collector bus-port output allows Wired-OR
n Controlled rise and fall time to reduce noise coupling
n TTL compatible driver and control inputs
n Built in bandgap reference with separate QV CC and
QGND pins for precise receiver thresholds
n Exceeds 2 kV ESD (Human Body Model)
n Individual bus-port ground pins minimize ground bounce
n Tight skew (1 ns typical)
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 1999 National Semiconductor Corporation DS010719
www.national.com

1 page




DS3883 pdf
Pin Description
Pin Name
Number
Input/
Description
of Pins
Output
A0–A8
9 I/O TTL TRI-STATE receiver output and driver input
B0–B8
9 I/O BTL receiver input and driver output
B0GND–B8GND
9
NA Parallel driver grounds reduce ground bounce due to high current
switching of driver outputs. (Note 11)
CD 1 I Chip Disable
GND
2 NA Ground for switching circuits. (Note 11)
LI 1 NA Power supply for live insertion. Boards that require live insertion should
connect LI to the live insertion pin on the connector. (Note 12)
NC 8 NA No Connect
QGND
1 NA Ground for receiver input bandgap reference and non-switching circuits.
(Note 11)
QVCC
T/R
1 NA VCC supply for bandgap reference and non-switching circuits. (Note 12)
1 I Transmit/Receive — transmit (An to Bn), receive (Bn to An)
VCC 2 NA VCC supply for switching circuits. (Note 12)
Note 11: The multiplicity of parallel ground paths reduces the effective inductance of bonding wires and leads, which then reduces the noise caused by transients
on the ground path. The various ground pins can be tied together provided that the external ground has low inductance. (i.e., ground plane with power pins and many
signal pins connected to the backplane ground.) If the external ground floats considerably during transients, precautionary steps should be taken to prevent QGND
from moving with reference to the backplane ground. The receiver threshold should have the same ground reference as the signal coming from the backplane. A volt-
age offset between their grounds will degrade the noise margin.
Note 12: The same considerations for ground are used for VCC in reducing lead inductance (see (Note 11) ). QVCC and VCC should be tied together externally. If
live insertion is not supported, the LI pin can be tied together with QVCC and VCC.
CD T/R An Bn (BTL)
HXZ
H
LLL
H
L LH
L
L HH
L
LHL
H
X = High or low logic state
Z = High impedance state
L = Low state
H = High state
Package Thermal Characteristics
Linear Feet per
Minute Air Flow
(LFPM)
0
225
500
900
θJA (˚C/W)
44-Pin
PQFP
82
68
60
53
Note 13: The above values are typical values and are different from the Ab-
solute Maximum Rating values, which include guardbands.
5 www.national.com

5 Page










PáginasTotal 9 Páginas
PDF Descargar[ Datasheet DS3883.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
DS3882Dual-Channel Automotive CCFL ControllerMaxim Integrated Products
Maxim Integrated Products
DS3883BTL 9-Bit Data TransceiverNational Semiconductor
National Semiconductor
DS3883ABTL 9-Bit Data TransceiverNational Semiconductor
National Semiconductor
DS3883ADS3883A BTL 9-Bit Data Transceiver (Rev. A)Texas Instruments
Texas Instruments

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar