DataSheet.es    


PDF AC121 Data sheet ( Hoja de datos )

Número de pieza AC121
Descripción pnp germanium transistors
Fabricantes Siemens Semiconductor Group 
Logotipo Siemens Semiconductor Group Logotipo



Hay una vista previa y un enlace de descarga de AC121 (archivo pdf) en la parte inferior de esta página.


Total 10 Páginas

No Preview Available ! AC121 Hoja de datos, Descripción, Manual

CD54AC112, CD74AC112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS325 – JANUARY 2003
D AC Types Feature 1.5-V to 5.5-V Operation
and Balanced Noise Immunity at 30% of the
Supply Voltage
D Speed of Bipolar F, AS, and S, With
Significantly Reduced Power Consumption
D Balanced Propagation Delays
D ±24-mA Output Drive Current
– Fanout to 15 F Devices
D SCR-Latchup-Resistant CMOS Process and
Circuit Design
D Exceeds 2-kV ESD Protection Per
MIL-STD-883, Method 3015
CD54AC112 . . . F PACKAGE
CD74AC112 . . . E OR M PACKAGE
(TOP VIEW)
1CLK
1K
1J
1PRE
1Q
1Q
2Q
GND
1
2
3
4
5
6
7
8
16 VCC
15 1CLR
14 2CLR
13 2CLK
12 2K
11 2J
10 2PRE
9 2Q
description/ordering information
The ’AC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset
(PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE
and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to
the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and
is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs
may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle
flip-flops by tying J and K high.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP – E
Tube
CD74AC112E
CD74AC112E
–55°C to 125°C SOIC – M
Tube
CD74AC112M
Tape and reel CD74AC112M96
AC112M
CDIP – F
Tube
CD54AC112F3A
CD54AC112F3A
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
1

1 page




AC121 pdf
CD54AC112, CD74AC112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS325 JANUARY 2003
switching characteristics over recommended operating free-air temperature range,
VCC = 1.5 V, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
55°C to
125°C
MIN MAX
40°C to
85°C
MIN MAX
fmax
tPLH
CLK
CLR or PRE
Q or Q
8
129
153
9
117
139
tPHL
CLK
CLR or PRE
Q or Q
129 117
153 139
UNIT
MHz
ns
ns
switching characteristics over recommended operating free-air temperature range,
VCC = 3.3 V ± 0.3 V, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
55°C to
125°C
MIN MAX
40°C to
85°C
MIN MAX
fmax
tPLH
CLK
CLR or PRE
Q or Q
71 81
3.6 14.4 3.7 13.1
4.3 17.1 4.4 15.5
tPHL
CLK
CLR or PRE
Q or Q
3.6 14.4 3.7 13.1
4.3 17.1 4.4 15.5
UNIT
MHz
ns
ns
switching characteristics over recommended operating free-air temperature range,
VCC = 5 V ± 0.5 V, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
55°C to
125°C
MIN MAX
40°C to
85°C
MIN MAX
fmax
tPLH
CLK
CLR or PRE
Q or Q
100
2.6
3.1
114
10.3 2.7
12.2 3.2
9.4
11.1
tPHL
CLK
CLR or PRE
Q or Q
2.6 10.3 2.7
9.4
3.1 12.2 3.2 11.1
UNIT
MHz
ns
ns
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER
Cpd Power dissipation capacitance
TYP UNIT
56 pF
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
5

5 Page










PáginasTotal 10 Páginas
PDF Descargar[ Datasheet AC121.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
AC121pnp germanium transistorsSiemens Semiconductor Group
Siemens Semiconductor Group
AC121pnp germanium transistorsSiemens Semiconductor Group
Siemens Semiconductor Group
AC121pnp germanium transistorsSiemens Semiconductor Group
Siemens Semiconductor Group
AC121pnp germanium transistorsSiemens Semiconductor Group
Siemens Semiconductor Group

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar