|
|
PDF AD7861 Data sheet ( Hoja de datos )
| Número de pieza | AD7861 | |
| Descripción | 11-Bit Resolution Simultaneous Sampling A/D Converter | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AD7861 (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
|
No Preview Available !
a
11-Bit Resolution
Simultaneous Sampling A/D Converter
AD7861
FEATURES
11-Bit Resolution Analog-to-Digital Converter
Seven Single-Ended Analog Inputs
Four Input Channels Simultaneously Sampled
Expansion with 4 Multiplexed Inputs
Internal 2.5 V Reference
3.2 s Conversion Time per Channel
User Definable Channel Sequencing
Single Supply +5 V Operation
Double Buffered Register Outputs
6.25 MHz to 12.5 MHz Operating Clock Range
APPLICATIONS
Motor Control
3-Phase Power Measurement
Cellular Phones
Data Acquisition
GENERAL DESCRIPTION
The AD7861 is a multichannel simultaneous sampling A/D
Converter (ADC) configured for the acquisition of voltage
inputs in a motor control solution or three-phase power system.
The AD7861 combined with Analog Devices’ 16-bit fixed-
point digital signal processor (DSP) provides a low cost 16-bit
fixed-point microcontroller solution.
The input stage has been designed to accommodate the types of
signals frequently found in motor drives. The VIN1, VIN2, and
VIN3 channels are simultaneously sampled inputs suitable for
stator current acquisition. The AUX0–AUX3 channels are
multiplexed and are suitable for slower moving inputs such as
temperature and bus voltage of the diode rectifier output in a
motor control application.
FUNCTIONAL BLOCK DIAGRAM
REF IN
BUSY
REF OUT
VIN1
VIN2
VIN3
AUX0
AUX1
AUX2
AUX3
S0
S1
2.5V
REFERENCE
SHA
11-BIT
ADC
12
OUTPUT
REGISTERS
4-1
MUX
AD7861
CONVST RESET M 0 M1
A0
A1
D0
D11
RD
CS
CLKIN
SGND
AGND
DGND
VDD
PRODUCT HIGHLIGHTS
Simultaneous Sampling of Four Inputs
Four channel sample and hold amplifier (SHA) allows out of
phase input signals to be sampled simultaneously, preserving
the relative phase information. Sample-and-hold acquisition
time is 1.6 µs and conversion time per channel is 3.2 µs (using
a 12.5 MHz system clock).
Flexible Analog Channel Sequencing
AD7861 supports acquisition of 2, 3 or 4 channels per group.
Converted channel results are stored in registers and the data
can be read in any order. The sampling and conversion time
for two channels is 8 µs, three channels is 11.2 µs, and four
channels is 14.4 µs (using a 12.5 MHz system clock).
Single 5 V dc Operation
Low power, digital process.
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2000
1 page  
AD7861
ANALOG INPUT BLOCK
The AD7861 is an 11-bit resolution, successive approximation
analog-to-digital (A/D) converter with twos complement output
data format. The analog input range is 0 V–5 V with a 2.5 V
reference as defined by the reference input pin (REFIN). The
AD7861 has an internal 2.5 V ± 5% reference, which is utilized
by connecting the reference output pin (REFOUT) to the
REFIN pin.
The A/D conversion time is determined by the system clock
frequency, which can range from 6.25 MHz to 12.5 MHz.
Forty clock cycles are required to complete each conversion.
There is a 4-channel simultaneous sample and hold amplifier
(SHA) at the AD7861 input stage. This allows up to 4 channels to
be simultaneously held and sequentially digitized. The SHA
acquisition time is 20 clock cycles and is independent of the
number of channels sampled.
The minimum throughput time can be calculated as follows:
tAA = tSHA + (n × tCONV )
where tAA = analog acquisition time, tSHA = SHA acquisition
time, n = # channels, tCONV = conversion time per channel
(40 clock cycles).
A/D conversions are initiated by an external analog sample
clock pin (CONVST).
The CONVST input can be run asynchronous to the AD7861
system clock. When CONVST is run asynchronous from CLK,
the falling edge of CLK subsequent to CONVST high initiates
the conversion.
BUSY
The AD7861 BUSY pin goes low at the start of conversion, and
remains low for 40 clock cycles per channel. When BUSY goes
high, this indicates that the output data buffers have been
updated. Data from the previous conversion can be read up to
(n × 40 – 1) clock cycles after the start of conversion (n =
number of channels converted). Refer to Figure 3.
CLK
BUSY
t = 1 CLOCK CYCLE
t = (n x 40 –1) CLOCK CYCLES
t = n x 40 CLOCK CYCLES
(n x 40 –1) CLOCK CYCLES
CONVST
DATA
OLD DATA VALID
NEW DATA VALID
Figure 3. Busy Pulse Timing
CHANNEL SELECTION
Determining which channels are converted is dependent on the
settings of M0 and M1. The available channel combinations are:
M1 M0 Channels Converted
0 0 VIN2, VIN3
0 1 VIN2, VIN3, AUX
1 0 VIN1, VIN2, VIN3
1 1 VIN1, VIN2, VIN3, AUX
The user must select which channels to convert using M0/M1, a
minimum of two clock cycles before the start of conversion.
The AD7861 provides 4 auxiliary input channels which can be
individually multiplexed into the auxiliary ADC channel. Pins S0/
S1 are used to multiplex these auxiliary channels according to the
following table. It is important to note that the ADC performs a
series of conversions based on the input voltage on each pin
(including the AUX pin) at the start of the CONVST conversion
pulse. The user must select the auxiliary channel using S0/S1
a minimum of two clock cycles before the start of the conversion
sequence.
S1 S0 Channel Selected
0 0 AUX0
0 1 AUX1
1 0 AUX2
1 1 AUX3
DIGITAL INTERFACE
The AD7861 is designed to interface with the ADSP-21xx
family of DSPs. The 12-bit parallel interface can also be used
with other DSPs and microcontrollers.
The 11-bit A/D conversion output occupies the 11 most
significant bits of the 12-bit interface. The LSB (Data Bit 0) is
tied low.
REGISTER BASED INPUT/OUTPUT
To facilitate integration into most designs, a register based
input/output structure is provided. These registers can be
memory mapped into the user’s system along with other
memory mapped peripherals.
REGISTER ADDRESSING
Two address lines (A0 through A1) are used in conjunction with
control lines (CS, RD) to select registers VIN1, VIN2, VIN3, or
AUX. These control lines are active low. Timing and logical
sense is as for the ADSP-2100 family.
Pin Function
CS Enables the AD7861 Register Interface
RD Places the Internal Register on the Data Bus
REGISTER LISTING
The output of each channel is stored in its respective register.
The symbolic names and address locations are listed in the
following table.
Name
VIN1
VIN2
VIN3
AUX
A1
0
0
1
1
A0
0
1
0
1
Register Function
A/D Conversion Result Channel VIN1
A/D Conversion Result Channel VIN2
A/D Conversion Result Channel VIN3
A/D Conversion Result Channel AUX
REV. B
–5–
5 Page | ||
| Páginas | Total 6 Páginas | |
| PDF Descargar | [ Datasheet AD7861.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AD7861 | 11-Bit Resolution Simultaneous Sampling A/D Converter | Analog Devices |
| AD7862 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC | Analog Devices |
| AD7863 | Simultaneous Sampling Dual 175 kSPS 14-Bit ADC | Analog Devices |
| AD7864 | 4-Channel/ Simultaneous Sampling/ High Speed/ 12-Bit ADC | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |