DataSheet.es    


PDF 6530 Data sheet ( Hoja de datos )

Número de pieza 6530
Descripción MEMORY / TIMER ARRAY
Fabricantes Commodore 
Logotipo Commodore Logotipo



Hay una vista previa y un enlace de descarga de 6530 (archivo pdf) en la parte inferior de esta página.


Total 11 Páginas

No Preview Available ! 6530 Hoja de datos, Descripción, Manual

,..,commodore
~ semiconductor group
~~@~
MPS
6530
MEMORY,
I/O, TIMER
ARRAY
6530 (MEMORY, I/O, TIMER ARRAY)
DESCRIPTION
The 6530 is designed to operate in conjunction with the 650X Microprocessor Family. It is
comprised of a mask programmable 1024 x8 ROM,a 64x8 static RAM, two software controlled 8bit
bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral
devices, and a software programmable interval timer with interrupt, capable of timing in various
intervals from 1 to 262,144 clock periods.
FEATURES
• 8 bit bi-directional Data Bus for direct communication with the microprocessor
• 1024 x 8 ROM
• 64 x 8 static RAM
• Two 8 bit bi-directional data ports for interface to peripherals
• Two programmable I/O Peripheral Data Direction Registers
• Programmable Interval Timer
• Programmable Interval Timer Interrupt
• TTL & CMOS compatible peripheral lines
• Peripheral pins with Direct Transistor Drive Capability
• High Impedance Three-State Data Pins
• Allows up to 7K contiguous bytes of ROM with no external decoding
Figure 1. 6530 Block Diagram
DATA
CONTROL
'REGISTER
A
I/O
REGISTER
A
PA7
INTERVAL
TIMER
PERIPHERAL
DATA BUFFER
B
I/O
REGISTER
B
DATA
BUS
BUFFER
DO 01
ADDRESS
DECODER
AO A9
CHIP
SELECT
R/W
64 x 8
RAM
CS1 CS2 ¢2 R/W RES
2-96

1 page




6530 pdf
MPS
6530
INTERFACE SIGNAL DESCRIPTION
Reset (RES)'
During system initialization a Logic "0" on the RES
input will cause a zeroing of all four I/O registers. This
in turn will cause all I/O buses to act as inputs thus
protecting external components from possible dam-
age and erroneous data while the system is being
configured under software control. The Data Bus
Buffers are put into an OFF-STATE du~ Reset.
Inter!!:!Q! capability is disabled with the RES signai.
The RES signal must be held low for at least one clock
period when reset is required.
Input Clock
The input clock is a system Phase Two clock which
can beeithera low level clock(VIL < O.4,vIH > 2.4)or
high level clock (VIL < 0.2, VIH = Vcc +.3 ).
-.2
Read/Wrlte (R/W)
The R/W signal is supplied by the microprocessor
array and is used to control the transfer of data to and
from the microprocessor array and the 6530. A high on
the R/W pin allows the processor to read (with proper
addressing) the data supplied by the 6530. A low on
the R/W pin allows a write (with proper addressing) to
the 6530.
Interrupt Request (IRQ)
The IRQ pin is an interrupt pin from the interval timer.
This same pin, if not used as an interrupt, can be used
as a peripheral I/O pin (PB 7). When used as an
interrupt, the pin should be set up as an input by the
data direction register. The pin will be normally high
with a low Indicating an interrupt from the 6530. An
external pull-up device is not required; however, if
coliector-OR'd with other devices, the internal pullup
may be omitted with a mask option.
Data Bus (00-07)
The 6530 has eight bi-directional data pins (00-07).
These pins connect to the system's data lines and
allow transfer of data to and from the microprocessor
array. The output buffers remain in the off state except
when a Read operation occurs.
Peripheral Data Ports
The 6530 has 16 pins available for peripheral I/O
operations. Each pin is individually software program-
mable to act as either an input or an output. The 16
pins are divided into 2 a-bit ports, PAO-PA7 and PBO-
PB7. PB5, PB6 and PB7 also have other uses which
are discussed in later sections. The pins are set up as
an input by writing a "0" into the corresponding bit of
the data direction register. A "1" into the data direction
register will cause its corresponding bit to be an
output. When in the input mode, the peripheral output
buffers are in the "1" state and a pull-up device acts as
less than one TTL load to the periphera data lines. On a
Read operation, the microprocessor unit reads the
peripheral pin. When the peripheral device gets infor-
mation from the 6530 it receives data stored in the data
register. The microprocessor will read correct infor-
mation if the peripheral lines are greater than 2.0 volts
for a "1" and less than 0.8 volts for a "0" as the
peripheral pins are all TTL compatible. Pins PAO and
PBO are also capable of sourcing 3 ma at 1.5v, thus
making them capable of Darlington drive.
Address Unes (A~A9)
There are 10 address pins. In addition to these 10,
there is the ROM SELECT pin. The above pins,AO-A9
and ROM SELECT, are always used as addressing
pins. There are 2 additional pins which are mask
programmable and can be used either individually or
together as CHIP SELECTS. They ar,e pins PB5 and
PB6. When used as peripheral data pins they cannot
be used as chip selects.
2-100

5 Page





6530 arduino
C= ~~@@
MPS
6530
ADDRESSING DECODE
READ ROM
WRITE RAM
READ RAM
WRITE DORA
READ DORA
WRITEDDRB
READ DDRB
WRITE PER. REG. A
READ PER. REG. A
WRITE PER. REG. B
READ PER. REG. B
ROM SELECT
0
0
0
0
0
0
0
0
0
0
RAM SELECT
0
0
0
0
0
0
0
0
0
I/O TIMER SELECT
0
0
0
R/W
0
0
I
0
0
0
A3 A2 A1
XXX
XX X
XXX
X0
0
X0 0
X0
I
X0
I
X0 0
X0 0
X0
X0
WRITE TIMER
+1T
+8T
-:- 64T
+ 1024T
0
0
0
0
READ TIMER
READ INTERRUPT FLAG
=*A3 I Enables IRO to PB7
=A3 0 Disables IRO to PB7
0
0
0 00
*0 0 0
*0 0
**0 0
*0 X
0 XX
Figure 8. Addressing Decode for I/O Register and Timer
AD
X
X
X
0
0
0
0
0
I
0
0
10omax.
~40 21.-L
~----rTDoot LoorcNate o t C D q .6-00 ma-ll-:.
__
(15.87) .625
Pin No. I
05.24mm) (15.11) .595
-J1__-~'5m L2.020 max.
L J 1.(51.30 mm)
o
••- .
(3 93mm)
190 max.
jJ~tL ~l -((11..0615)) ..006450 Typ.
(4.82mm)
.--.L
=...L1·~~~' _~a~i
L-' ..100mln.
(2.54mm)
(.55) .022 Typ.
.. _ 010 mIn
(.45) .ole
1.910 (48.5Imm)
(.25mm)·
1.890 (48.00mm)
19 Equal Spaces
.100 <t. To!. Noneum
(2.54mm)
NOTE: Pin No.1 is in lower left corner when
symbolization is in normal orientation
PACKAGE OUTLINE
Vs 5
PAO
02
RSO
A9
AS
A7
A6
R/W
AS
A4
A3
A2
AI
AO
RES
IRQ/PB7
CSI/PB6
CS2/PB5
Vee
PAl
PA2
PA3
PA4
PA~
PA6
PA7
OBO
OBI
OB2
083
OB4
OB5
OB6
OB7
PBO
PBI
PB2
PB3
PB4
6530 PIN DESIGNATION
2-106

11 Page







PáginasTotal 11 Páginas
PDF Descargar[ Datasheet 6530.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
6530MEMORY / TIMER ARRAYCommodore
Commodore
6532MEMORY / TIMER ARRAYCommodore
Commodore
6534CVISL6534CVIntersil Corporation
Intersil Corporation

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar