|
|
PDF THC63LVD824 Data sheet ( Hoja de datos )
| Número de pieza | THC63LVD824 | |
| Descripción | LVDS Receiver | |
| Fabricantes | THine Electronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de THC63LVD824 (archivo pdf) en la parte inferior de esta página. Total 15 Páginas | ||
|
No Preview Available !
THC63LVD824 _Rev2.0
THC63LVD824
Single(135MHz)/Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA
General Description
The THC63LVD824 receiver is designed to support
Single Link transmission between Host and Flat Panel
Display up to SXGA+ resolutions and Dual Link trans-
mission between Host and Flat Panel Display up to
UXGA resolutions. The THC63LVD824 converts the
LVDS data streams back into 48bits of CMOS/TTL data
with falling edge or rising edge clock for convenient
with a variety of LCD panel controllers.
In Single Link, data transmit clock frequency of
135MHz, 48bits of RGB data are transmitted at an
effective rate of 945Mbps per LVDS channel. Using a
135MHz clock, the data throughput is 472Mbytes per
second.
In Dual Link, data transmit clock frequency of 85MHz,
48bits of RGB data are transmitted at an effective rate
of 595Mbps per LVDS channel. Using a 85MHz clock,
the data throughput is 595Mbytes per second.
Features
• Wide dot clock range: 25-170MHz suited for VGA,
SVGA, XGA, SXGA, SXGA+ and UXGA
• PLL requires No external components
• Supports Single Link up to 135MHz dot clock for
SXGA+
• Supports Dual Link up to 170MHz dot clock for
UXGA
• 50% output clock duty cycle
• TTL clock edge programmable
• TTL output driverbility selectable for lower EMI
• Power down mode
• Low power single 3.3V CMOS design
• 100pin TQFP
• THC63LVDF84B compatible
Block Diagram
LVDS INPUT
RA1 +/-
RB1 +/-
1st Link
RC1 +/-
RD1 +/-
RCLK1 +/-
(25 to 135MHz)
2nd Link
RA2 +/-
RB2 +/-
RC2 +/-
RD2 +/-
RCLK2 +/-
(25 to 85MHz)
R/F
/PDWN
28
PLL
28
PLL
Copyright 2000-2003 THine Electronics, Inc. All rights reserved
1
CMOS/TTL OUTPUT
8 RED1
8
GREEN1
1st DATA
8 BLUE1
HSYNC
VSYNC
DE
RECEIVER CLOCK OUT
(25 to 85MHz)
8 RED2
8
GREEN2
2nd DATA
8 BLUE2
THine Electronics, Inc.
1 page  
THC63LVD824 _Rev2.0
Supply Current
Symbol
Parameter
IRCCG
Receiver Supply
Current
(256 Gray Scale Pattern)
IRCCW
Receiver Supply
Current
(Double Checker Pattern)
IRCCS
Receiver Power Down
Supply Current
VCC = 3.0V ~ 3.6V, Ta = -10 °C ~ +70 °C
Condition(*)
Typ. Max. Units
VESA SXGA (60Hz),
fCLKOUT = 54MHz
MODE<1:0>=LH
CL=8pF,
Vcc=3.3V
57 66 mA
VESA UXGA (60Hz),
fCLKOUT = 81MHz
MODE<1:0>=LL
CL=8pF,
Vcc=3.3V
85 97 mA
VESA SXGA (60Hz),
fCLKOUT = 54MHz
MODE<1:0>=LH
CL=8pF,
Vcc=3.3V
87 99 mA
VESA UXGA (60Hz),
fCLKOUT = 81MHz
MODE<1:0>=LL
CL=8pF,
Vcc=3.3V
148 173 mA
/PDWN = L
10 µA
(*) VESA is a trademark of the Video Electronics Standards Association.
Copyright 2000-2003 THine Electronics, Inc. All rights reserved
5
THine Electronics, Inc.
5 Page 
THC63LVD824 _Rev2.0
AC Timing Diagrams
LVDS Inputs
tRIP2
tRIP3
tRIP4
tRIP5
tRIP6
tRIP0
tRIP1
Ryx+/-
Ryx6 Ryx5 Ryx4 Ryx3 Ryx2 Ryx1 Ryx0 Ryx6 Ryx5 Ryx4 Ryx3 Ryx2 Ryx1
RCLKx+
x = 1,2
y = A,B,C,D
Vdiff = 0V
tRCIP
Vdiff = 0V
RCLK1+
RCLK2+
tCK12
Vdiff = 0V
Vdiff = 0V
Note:
Vdiff = (Ryx+) - (Ryx-), (RCLKx+) - (RCLKx-)
Copyright 2000-2003 THine Electronics, Inc. All rights reserved
11
THine Electronics, Inc.
11 Page | ||
| Páginas | Total 15 Páginas | |
| PDF Descargar | [ Datasheet THC63LVD824.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| THC63LVD823 | LVDS Transmitter | THine Electronics |
| THC63LVD823B | 160MHz 51Bits LVDS Transmitter | THine Electronics |
| THC63LVD824 | LVDS Receiver | THine Electronics |
| THC63LVD824A | LVDS Receiver | THine Electronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |