DataSheet.es    


PDF CAT24C21PETE13 Data sheet ( Hoja de datos )

Número de pieza CAT24C21PETE13
Descripción 1-kb Dual Mode Serial EEPROM for VESA Plug-and-Play
Fabricantes Catalyst Semiconductor 
Logotipo Catalyst Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de CAT24C21PETE13 (archivo pdf) en la parte inferior de esta página.


Total 12 Páginas

No Preview Available ! CAT24C21PETE13 Hoja de datos, Descripción, Manual

CAT24C21
1-kb Dual Mode Serial EEPROM for VESA"Plug-and-Play"
FEATURES
ALOGEN FR
LEA D F REETM
s DDC1TM/DDC2TM interface compliant for
monitor identification
s 400 kHz I2C bus compatible*
s 2.5 to 5.5 volt operation
s 16-byte page write buffer
s Hardware write protect
s Low power CMOS technology
s 1,000,000 program/erase cycles
s 100 year data retention
s 8-pin DIP, SOIC, TSSOP, MSOP or TDFN
packages
s Industrial temperature range
DESCRIPTION
The CAT24C21 is a 1-kb Serial CMOS EEPROM
internally organized as 128 words of 8 bits each. The
device complies with the Video Electronics Standard
Association's (VESA™), Display Data Channel (DDC™)
standards for "Plug-and-Play" monitors. The "transmit-
only" mode (DDC1™) is controlled by the VCLK clock
input and the "bi-directional" mode (DDC2™) is controlled
by the SCL clock input, with both modes sharing a
common SDA input/output (I/O). The transmit-only mode
is a read-only mode, while the bi-directional mode is a
read and write mode following the I2C protocol. In write
mode the CAT24C21 features a 16-byte page write
buffer. The device is available in 8-in DIP, SOIC, TSSOP,
MSOP and TDFN packages.
PIN CONFIGURATION
DIP Package (P, L)
SOIC Package (J, W)
NC
NC
NC
VSS
1
2
3
4
8 VCC
7 VCLK
6 SCL
5 SDA
NC
NC
NC
VSS
1
2
3
4
8 VCC
7 VCLK
6 SCL
5 SDA
MSOP Package (R, Z)
TDFN Package (RD4, ZD4)
NC
NC
NC
VSS
1
2
3
4
8 VCC
7 VCLK
6 SCL
5 SDA
TSSOP Package (U, Y)
NC 1
NC 2
NC 3
VSS 4
8 VCC
7 VCLK
6 SCL
5 SDA
3 mm x 3 mm
Top View
NC
NC
NC
VSS
1
2
3
4
8 VCC
7 VCLK
6 SCL
5 SDA
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I2C Bus
Protocol.
FUNCTIONAL SYMBOL
VCC
SCL
VCLK
CAT24C21
SDA
VSS
PIN FUNCTIONS
Pin Name
Function
NC No Connect
SDA
Serial Data/Address
SCL Serial Clock (bi-directional mode)
VCLK
Serial Clock (transmit-only mode)
VCC Power Supply
VSS Ground
© 2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. 1032, Rev. O

1 page




CAT24C21PETE13 pdf
CAT24C21
BI-DIRECTIONAL MODE (DDC2)
The following defines the features of the I2C bus protocol
in bi-directional mode (Figure 4):
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes
in the data line while the clock line is high will be
interpreted as a START or STOP condition.
When in the bi-directional mode, all inputs to the VCLK
pin are ignored, except when a logic high is required to
enable write capability.
START Condition
The START condition (Figure 6) precedes all commands
to the device, and is defined as a HIGH to LOW transition
of SDA when SCL is HIGH. The CAT24C21 monitors the
SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
Device Addressing
The bus Master begins a transmission by sending a
START condition. The Master then sends the address
of the particular slave device it is requesting. The four
most significant bits of the 8-bit slave address are fixed
as 1010 for the CAT24C21 (see Fig. 8). The next three
significant bits are "don't care". The last bit of the slave
address specifies whether a Read or Write operation is
to be performed. When this bit is set to 1, a Read
operation is selected, and when set to 0, a Write operation
is selected.
After the Master sends a START condition and the slave
address byte, the CAT24C21 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT24C21 then performs a Read or Write operation
depending on the state of the R/W bit.
Figure 3. Transmit-only Mode
SCL must remain high for transmit-only mode
SCL
SDA
VCLK
Bit8
(MSB)
Bit7
Bit6
Bit5
Bit4 Bit3
Bit2
Bit1
(LSB)
Don't
Care
Bit8
Bit7
TVHIGH
TVLOW
5 Doc. No. 1032, Rev. O

5 Page





CAT24C21PETE13 arduino
REVISION HISTORY
Date
9/29/2003
Rev.
H
10/15/2003 I
10/22/2003 J
10/24/2003
11/12/2003
K
L
12/23/2003
7/7/2004
7/27/2004
M
N
O
Reason
Replaced Block Diagram with Functional Symbol
Eliminated commercial temperature range
Updated marking
Added TDFN package
Updated Pin Descriptions
Updated DC Operating Characteristics
Updated AC Characateristics
Updated Byte Write Timing Figure
Updated Page Write Timing Figure
Updated Immediate Address Read Timing Figure
Updated Reliability Characteristics
Updated D.C. Operating Characteristics
Updated Capacitance
Formatting Change
Corrected DC Operating Characteristics
Corrected AC Characteristics
Changed Industrial temp range from "Blank" to "I" in
Ordering Information
Added die revision to Ordering Information
Updated DC Operating Characteristics table and
notes
CAT24C21
11 Doc. No. 1032, Rev. O

11 Page







PáginasTotal 12 Páginas
PDF Descargar[ Datasheet CAT24C21PETE13.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CAT24C21PETE131-kb Dual Mode Serial EEPROM for VESA Plug-and-PlayCatalyst Semiconductor
Catalyst Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar