DataSheet.es    


PDF CDP1877 Data sheet ( Hoja de datos )

Número de pieza CDP1877
Descripción Programmable Interrupt Controller
Fabricantes GE 
Logotipo GE Logotipo



Hay una vista previa y un enlace de descarga de CDP1877 (archivo pdf) en la parte inferior de esta página.


Total 9 Páginas

No Preview Available ! CDP1877 Hoja de datos, Descripción, Manual

CMOS Peripherals _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ __
CDP1877, CDP1877C
CASCAi5E
iR7
iRS
iRS
IR4
iR3
iRl!
iRi
iRO
TPA
TPB
MWR
MRD
VSS
I 28 VDD
2 27 8US7
3 26 8US6
4 25 BUS 5
5 24 8US4
6 23 8US 3
7 22 8US2
8 21 BUSI
9 20 BUSO
10 19 CS/Ax
II 18 CS/Ay
12 17 CS
13 16 cs
14 15 iNT
TOP VIEW
92CS-34371
TERMINAL ASSIGNMENT
Programmable Interrupt Controller (PIC)
Features:
• Compatible with CDP1800 series
• Programmable long branch vector address and vector interval
• 8 levels of interrupt per chip
Easily expandable
• Latched interrupt requests
• Hard wired interrupt priorities
• Memory mapped
• Multiple chip select inputs to minimize address space requirements
The RCA-COP1877 and CDP1877C. are programmable 8-
level interrupt controllers designed for use in CDP1800-
series microprocessor systems. They provide added
versatilty by extending the number of permissible interrupts
from 1 to N in increments of 8.
When a high to low transition occurs on any of the PIC
interrupt lines (IRO toTR'f). it will be latched and, unless the
request is masked, it will cause the INTERRUPT line on the
PIC and consequently the INTERRUPT input on the CPU to
go low.
The CPU accesses the PIC by having interrupt vector
register R(1) loaded with the memory address of the PIC.
Afterthe interrupt S3 cycle, this register value will appear at
the CPU address bus, causing the CPU to fetch an
instruction from the PIC. This fetch cycle clears the interrupt
request latch bit to accept a new high-to-Iow transition, and
also causes the PIC to issue a long branch instruction (CO)
followed by the preprogrammed vector address written into
the PIC's address registers, causing the CPU to branch to
the address corresponding to the highest priority active
interrupt request.
• Formerly RCA-Oev. Type No. TA10911 and TA10911C,
respectively.
If no other unmasked interrupts are pending, the
INTERRUPT output of the PIC will return high. When an
interupt is requested on a masked interrupt line, it will be
latched but it will not cause the PIC INTERRUPT output to
go low. All pending interrupts, masked and unmasked, will
be indicated by a "1" in the corresponding bit of the status
register. Reading of the status register will clear all pending
interrupt request latches.
Several PICs can be cascaded together by connecting the
INTERRUPT output of one chip to the CASCADE input of
another. Each cascaded PIC provides 8 additional interrupt
levels to the system. The number of units cascadable
depends on the amount of memory space and the extent of
the address decoding in the system.
Interrupts a~ioritized in descending order; IR7has the
highest and IRO has the lowest priority.
The COP1877 and CDP1877C are functionally identical.
They differ in that the COP1877 has a recommended
operating voltage range of4 to 10.5 volts, and the CDP1877C
has a recom mended operati ng voltage range of 4 to 6.5
volts. They types are supplied in 28-lead dual-in-line ceramic
packages (D suffix). and 28-lead dual-in-line plastic
packages (E suffix).
Programmable Interrupt Controller (PIC) Programming Model
WRITE ONLY
I ICONTROL REGISTER
B7 B6 B5 B4 B3 82 B1 eo WRITE ONLY
BUS 7
BUS 0
I IMASK REGISTER
M7 M6 M5 M4 M3 M2 M1 MO WRITE ONLY
BUS 7
BUS 0
STATUS REGISTER
I IS7 S6 S5 S4 S3 S2 S1 so READ ONLY
BUS 7
BUS 0
IP7
P6
POLLING REGISTER
P5 P4 P3 P2
P1
po ] READ ONLY
File Number 1319
430 _________________________________________________________________

1 page




CDP1877 pdf
CMOS Peripherals _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ __
CDP1877, CDP1877C
Malk Regllter
A "1" written into any location in this write only register will
mask the corresPOndin%interrupt request line. All interrupt
inputs (except CASCA E) are maskable.
BUS 7
BUS 0
__ I~____M_7__~___M~6~~___M~5~~___M~M4_A_S_'K~I BIT~SM~3____~_M_2__~___M_1__~___M_0--J_ WRITE ONLY
Status Register
In this read only register a "1" will be present in the
corresponding bit location for every masked or unmasked
pending interrupt.
BUS 7
BUS 0
STATUS BITS
I IS7 S6 S5 S4 S3 S2 S1 SO READ ONLY
Polling Register
This read only register provides the low order vector
address and is used to identify the source of interrupt if a
polling technique. rather than interrupt servicing. is used.
BUS 7
BUS 0
IP7
P6
P5
POLLljG BITS
P4 P3
P2
P1
PO READ ONLY
RESPONSE TO INTERRUPT (AFTER S3 CYCLE)
The PIC's response to interrogation by the CPU is always 3
bytes long. placed on the data bus in consecutive bytes in
the following format:
First (Instruction) Byte:
LONG BRANCH INSTRUCTION - CO (Hex)
BUS 7
BUS 0
0 00000
Second (High-Order Addre..) Byte
This byte is the High-Order vector Address that was written
into the PIC's Page Register by the user. The PIC does not
alter this value in any way.
High-Order Vector Addre88
BUS7
BUS 0
A15 A14 A13 A12 A11 A10 A9
A8
434 _______________________________________________________________

5 Page










PáginasTotal 9 Páginas
PDF Descargar[ Datasheet CDP1877.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CDP1870C(CDP1869C - CDP1876C) Video Interface SystemETC
ETC
CDP1871CMOS Keyboard EncoderIntersil Corporation
Intersil Corporation
CDP1871ACMOS Keyboard EncoderGE
GE
CDP1871ACMOS Keyboard EncoderIntersil Corporation
Intersil Corporation

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar