DataSheet.es    


PDF AD5555 Data sheet ( Hoja de datos )

Número de pieza AD5555
Descripción 16-/14-Bit DACs
Fabricantes Analog Devices 
Logotipo Analog Devices Logotipo



Hay una vista previa y un enlace de descarga de AD5555 (archivo pdf) en la parte inferior de esta página.


Total 23 Páginas

No Preview Available ! AD5555 Hoja de datos, Descripción, Manual

Data Sheet
FEATURES
16-bit resolution AD5545
14-bit resolution AD5555
±1 LSB DNL monotonic
±1 LSB INL
2 mA full-scale current ±20%, with VREF = 10 V
0.5 µs settling time
2Q multiplying reference-input 6.9 MHz BW
Zero or midscale power-up preset
Zero or midscale dynamic reset
3-wire interface
Compact 16-lead TSSOP package
APPLICATIONS
Automatic test equipment
Instrumentation
Digitally controlled calibration
Industrial control PLCs
Programmable attenuator
PRODUCT OVERVIEW
The AD5545/AD5555 are 16-bit/14-bit, current-output, digital-
to-analog converters designed to operate from a 4.5 V to 5.5 V
supply range.
An external reference is needed to establish the full-scale
output-current. An internal feedback resistor (RFB) enhances
the resistance and temperature tracking when combined
with an external op amp to complete the I-to-V conversion.
A serial data interface offers high speed, 3-wire microcontroller
compatible inputs using serial data in (SDI), clock (CLK), and
chip select (CS). Additional LDAC function allows
simultaneous update operation. The internal reset logic allows
power-on preset and dynamic reset at either zero or midscale,
depending on the state of the MSB pin.
The AD5545/AD5555 are packaged in the compact TSSOP-16
package and can be operated from −40°C to +85°C.
Dual, Current-Output,
Serial-Input, 16-/14-Bit DACs
AD5545/AD5555
FUNCTIONAL BLOCK DIAGRAM
VREFA VREFB
16 OR 14
VDD
D0..DX
SDI INPUT
REGISTER R
DAC A
REGISTER R
CS
CLK
EN
DAC A
B
ADDR
DECODE
DGND
INPUT
REGISTER R
DAC B
REGISTER R
POWER-
ON
RESET
RS MSB
LDAC
Figure 1.
DAC A
DAC B
RFBA
IOUTA
AGNDA
RFBB
IOUTB
AGNDB
AD5545/
AD5555
02918-0-001
Rev. I
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevices for itsuse,nor foranyinfringementsofpatentsor other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2003–2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com

1 page




AD5555 pdf
Data Sheet
ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter
VDD to GND
VREF to GND
Logic Inputs to GND
V(IOUT) to GND
Input Current to Any Pin except
Supplies
Package Power Dissipation
Thermal Resistance θJA
16-Lead TSSOP
Maximum Junction Temperature
(TJ max)
Operating Temperature Range
Storage Temperature Range
Lead Temperature
RU-16 (Vapor Phase, 60 sec)
RU-16 (Infrared, 15 sec)
Rating
–0.3 V to +8 V
–18 V to +18 V
–0.3 V to +8 V
–0.3 V to VDD + 0.3 V
±50 mA
(TJ max – TA)/θJA
150°C/W
150°C
–40°C to +85°C
–65°C to +150°C
215°C
220°C
AD5545/AD5555
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
ESD CAUTION
Rev. I | Page 5 of 23

5 Page





AD5555 arduino
Data Sheet
AD5545/AD5555
Table 7. AD5545 Control Logic Truth Table1, 2
CS CLK LDAC RS MSB Serial Shift Register Function
HX
H
HX
No effect
LL
H
HX
No effect
L + H
HX
Shift register data advanced one bit
LH
H
HX
No effect
+ L
H
HX
No effect
HX
HX
HX
HX
HX
L
H
+
H
H
HX
HX
HX
L0
LH
No effect
No effect
No effect
No effect
No effect
Input Register Function
Latched
Latched
Latched
Latched
Selected DAC updated
with current SR current
Latched
Latched
Latched
Latched data = 0x0000
Latched data = 0x8000
1 SR = shift register, + = positive logic transition, and X = don’t care.
2 At power-on, both the input register and the DAC register are loaded with all 0s.
Table 8. AD5555 Control Logic Truth Table1, 2
CS CLK LDAC RS MSB Serial Shift Register Function
HX
H
HX
No effect
LL
H
HX
No effect
L + H
LH
H
HX
HX
Shift register data advanced one bit
No effect
+ L
H
HX
No effect
HX
HX
HX
HX
HX
L
H
+
H
H
HX
HX
HX
L0
LH
No effect
No effect
No effect
No effect
No effect
Input Register Function
Latched
Latched
Latched
Latched
Selected DAC updated
with current SR current
Latched
Latched
Latched
Latched data = 0x0000
Latched data = 0x2000
1 SR = shift register, + = positive logic transition, and X = don’t care.
2 At power-on, both the input register and the DAC register are loaded with all 0s.
DAC Register
Latched
Latched
Latched
Latched
Latched
Transparent
Latched
Latched
Latched data = 0x0000
Latched data = 0x8000
DAC Register
Latched
Latched
Latched
Latched
Latched
Transparent
Latched
Latched
Latched data = 0x0000
Latched data = 0x2000
POWER-UP SEQUENCE
It is recommended to power-up VDD and ground prior to any
reference voltages. The ideal power-up sequence is AGNDx, DGND,
VDD, VREFx, and digital inputs. A noncompliance power-up
sequence can elevate reference current, but the device will
resume normal operation once VDD is powered.
LAYOUT AND POWER SUPPLY BYPASSING
It is a good practice to employ compact, minimum lead length
layout design. The input leads should be as direct as possible
with a minimum conductor length. Ground paths should have
low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies
with quality capacitors for optimum stability. Supply leads to
the device should be bypassed with 0.01 µF to 0.1 µF disc or
chip ceramic capacitors. Low ESR 1 µF to 10 µF tantalum or
electrolytic capacitors should also be applied at VDD to minimize
any transient disturbance and to filter any low frequency ripple
(see Figure 20). Users should not apply switching regulators for
VDD due to the power supply rejection ratio degradation over
frequency.
AD5545/
AD5555
VDD
C2
+ C1
10µF
0.1µF
VDD
AGNDX
DGND
02918-0-008
Figure 20. Power Supply Bypassing and Grounding Connection
GROUNDING
The DGND and AGNDx pins of the AD5545/AD5555 refer to the
digital and analog ground references. To minimize the digital
ground bounce, the DGND terminal should be joined remotely
at a single point to the analog ground plane (see Figure 20).
Rev. I | Page 11 of 23

11 Page







PáginasTotal 23 Páginas
PDF Descargar[ Datasheet AD5555.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
AD55515 V/ Serial-Input Voltage-Output/ 14-Bit DACsAnalog Devices
Analog Devices
AD55525 V/ Serial-Input Voltage-Output/ 14-Bit DACsAnalog Devices
Analog Devices
AD5553Current Output/ Serial Input/ 16-/14-Bit DACAnalog Devices
Analog Devices
AD5554Quad/ Current-Output Serial-Input/ 16-Bit/14-Bit DACsAnalog Devices
Analog Devices

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar