DataSheet.es    


PDF FDMS3600S Data sheet ( Hoja de datos )

Número de pieza FDMS3600S
Descripción MOSFET ( Transistor )
Fabricantes Fairchild Semiconductor 
Logotipo Fairchild Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de FDMS3600S (archivo pdf) en la parte inferior de esta página.


Total 16 Páginas

No Preview Available ! FDMS3600S Hoja de datos, Descripción, Manual

FDMS3600S
PowerTrench® Power Stage
August 2011
25 V Asymmetric Dual N-Channel MOSFET
Features
General Description
Q1: N-Channel
„ Max rDS(on) = 5.6 mΩ at VGS = 10 V, ID = 15 A
„ Max rDS(on) = 8.1 mΩ at VGS = 4.5 V, ID = 14 A
Q2: N-Channel
„ Max rDS(on) = 1.6 mΩ at VGS = 10 V, ID = 30 A
„ Max rDS(on) = 2.4 mΩ at VGS = 4.5 V, ID = 25 A
„ Low inductance packaging shortens rise/fall times, resulting in
lower switching losses
This device includes two specialized N-Channel MOSFETs in a
dual PQFN package. The switch node has been internally
connected to enable easy placement and routing of synchronous
buck converters. The control MOSFET (Q1) and synchronous
SyncFET (Q2) have been designed to provide optimal power
efficiency.
Applications
„ Computing
„ MOSFET integration enables optimum layout for lower circuit
inductance and reduced switch node ringing
„ RoHS Compliant
„ Communications
„ General Purpose Point of Load
„ Notebook VCORE
„ Server
Pin 1
G1 D1 D1 D1
D1
PHASE
(S1/D2)
G2S2
S2 S2
Top
Power 56
Bottom
MOSFET Maximum Ratings TA = 25 °C unless otherwise noted
Symbol
VDS
VGS
ID
EAS
PD
TJ, TSTG
Parameter
Drain to Source Voltage
Gate to Source Voltage
Drain Current -Continuous (Package limited)
-Continuous (Silicon limited)
-Continuous
-Pulsed
Single Pulse Avalanche Energy
Power Dissipation for Single Operation
Power Dissipation for Single Operation
Operating and Storage Junction Temperature Range
Thermal Characteristics
S2 5
S2 6
S2 7
G2 8
Q2 4 D1
PHASE
3 D1
2 D1
Q1 1 G1
(Note 3)
TC = 25 °C
TC = 25 °C
TA = 25 °C
TA = 25 °C
TA = 25 °C
Q1 Q2
25 25
±20 ±20
30 40
65
151a
155
301b
40
504
2.21a
1.01c
100
2005
2.51b
1.01d
-55 to +150
Units
V
V
A
mJ
W
°C
RθJA
RθJA
RθJC
Thermal Resistance, Junction to Ambient
Thermal Resistance, Junction to Ambient
Thermal Resistance, Junction to Case
Package Marking and Ordering Information
571a
1251c
3.5
501b
1201d
2
°C/W
Device Marking
22OA
N9OC
Device
FDMS3600S
©2011 Fairchild Semiconductor Corporation
FDMS3600S Rev.C3
Package
Power 56
1
Reel Size
13 ”
Tape Width
12 mm
Quantity
3000 units
www.fairchildsemi.com

1 page




FDMS3600S pdf
Typical Characteristics (Q1 N-Channel) TJ = 25 °C unless otherwise noted
10
ID = 15 A
8
6
4
VDD = 10 V
VDD = 13 V
VDD = 16 V
2
0
0 5 10 15 20
Qg, GATE CHARGE (nC)
Figure 7. Gate Charge Characteristics
2000
1000
Ciss
Coss
100
Crss
f = 1 MHz
VGS = 0 V
10
0.1 1 10
VDS, DRAIN TO SOURCE VOLTAGE (V)
Figure8. Capacitance vsDrain
to Source Voltage
25
20
10
TJ = 25 oC
TJ = 100 oC
TJ = 125 oC
1
0.01
0.1 1 10
tAV, TIME IN AVALANCHE (ms)
100
Figure9. Unclamped Inductive
Switching Capability
100
100 μs
10
1 ms
1
THIS AREA IS
LIMITED BY rDS(on)
SINGLE PULSE
0.1 TJ = MAX RATED
RθJA = 125 oC/W
TA = 25 oC
0.01
0.01 0.1
1
10 ms
100 ms
1s
10s
DC
10 100 200
VDS, DRAIN to SOURCE VOLTAGE (V)
Figure 11. Forward Bias Safe
Operating Area
80
RθJC = 3.5 oC/W
60
VGS = 10 V
40
VGS = 4.5 V
20
Limited by Package
0
25 50 75 100 125 150
TC, CASE TEMPERATURE (oC)
Figure 10. Maximum Continuous Drain
Current vs Case Temperature
1000
100
SINGLE PULSE
RθJA = 125 oC/W
TA = 25 oC
10
1
0.5
10-4 10-3 10-2 10-1
1
10
t, PULSE WIDTH (sec)
100 1000
Figure 12. Single Pulse Maximum
Power Dissipation
©2011 Fairchild Semiconductor Corporation
FDMS3600S Rev.C3
5
www.fairchildsemi.com

5 Page





FDMS3600S arduino
Application Information
1. Switch Node Ringing Suppression
Fairchild’s Power Stage products incorporate a proprietary design* that minimizes the peak overshoot, ringing voltage on the switch
node (PHASE) without the need of any external snubbing components in a buck converter. As shown in the figure 29, the Power Stage
solution rings significantly less than competitor solutions under the same set of test conditions.
Power Stage Device
Competitors solution
Figure 29. Power Stage phase node rising edge, High Side Turn on
*Patent Pending
©2011 Fairchild Semiconductor Corporation
FDMS3600S Rev.C3
11
www.fairchildsemi.com

11 Page







PáginasTotal 16 Páginas
PDF Descargar[ Datasheet FDMS3600S.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
FDMS3600ASMOSFET ( Transistor )Fairchild Semiconductor
Fairchild Semiconductor
FDMS3600SMOSFET ( Transistor )Fairchild Semiconductor
Fairchild Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar