|
|
PDF XC9536XL Data sheet ( Hoja de datos )
| Número de pieza | XC9536XL | |
| Descripción | High Performance CPLD | |
| Fabricantes | Xilinx | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de XC9536XL (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
0
R XC9536XL High Performance
CPLD
DS058 (v1.9) April 3, 2007
00
Features
• 5 ns pin-to-pin logic delays
• System frequency up to 178 MHz
• 36 macrocells with 800 usable gates
• Available in small footprint packages
- 44-pin PLCC (34 user I/O pins)
- 44-pin VQFP (34 user I/O pins)
- 48-pin CSP (36 user I/O pins)
- 64-pin VQFP (36 user I/O pins)
- Pb-free available for all packages
• Optimized for high-performance 3.3V systems
- Low power operation
- 5V tolerant I/O pins accept 5 V, 3.3V, and 2.5V
signals
- 3.3V or 2.5V output capability
- Advanced 0.35 micron feature size CMOS
Fast FLASH™ technology
• Advanced system features
- In-system programmable
- Superior pin-locking and routability with
Fast CONNECT™ II switch matrix
- Extra wide 54-input Function Blocks
- Up to 90 product-terms per macrocell with
individual product-term allocation
- Local clock inversion with three global and one
product-term clocks
- Individual output enable per output pin
- Input hysteresis on all user and boundary-scan pin
inputs
- Bus-hold circuitry on all user pin inputs
- Full IEEE Standard 1149.1 boundary-scan (JTAG)
• Fast concurrent programming
• Slew rate control on individual outputs
• Enhanced data security features
• Excellent quality and reliability
- Endurance exceeding 10,000 program/erase
cycles
- 20 year data retention
- ESD protection exceeding 2,000V
• Pin-compatible with 5V-core XC9536 device in the
44-pin PLCC package and the 48-pin CSP package
WARNING: Programming temperature range of
TA = 0° C to +70° C
Description
The XC9536XL is a 3.3V CPLD targeted for high-perfor-
mance, low-voltage applications in leading-edge communi-
cations and computing systems. It is comprised of two
Product Specification
54V18 Function Blocks, providing 800 usable gates with
propagation delays of 5 ns. See Figure 2 for architecture
overview.
Power Estimation
Power dissipation in CPLDs can vary substantially depend-
ing on the system frequency, design application and output
loading. To help reduce power dissipation, each macrocell
in a XC9500XL device may be configured for low-power
mode (from the default high-performance mode). In addi-
tion, unused product-terms and macrocells are automati-
cally deactivated by the software to further conserve power.
For a general estimate of ICC, the following equation may be
used:
ICC(mA) = MCHS(0.175*PTHS + 0.345) + MCLP(0.052*PTLP
+ 0.272) + 0.04 * MCTOG(MCHS +MCLP)* f
where:
MCHS = # macrocells in high-speed configuration
PTHS = average number of high-speed product terms
per macrocell
MCLP = # macrocells in low power configuration
PTLP = average number of low power product terms per
macrocell
f = maximum clock frequency
MCTOG = average % of flip-flops toggling per clock
(~12%)
This calculation was derived from laboratory measurements
of an XC9500XL part filled with 16-bit counters and allowing
a single output (the LSB) to be enabled. The actual ICC
value varies with the design application and should be veri-
fied during normal system operation. Figure 1 shows the
above estimation in a graphical form. For a more detailed
discussion of power consumption in this device, see Xilinx
© 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS058 (v1.9) April 3, 2007
Product Specification
www.xilinx.com
1
1 page  
R
Internal Timing Parameters
Symbol
Parameter
Buffer Delays
TIN Input buffer delay
TGCK GCK buffer delay
TGSR GSR buffer delay
TGTS GTS buffer delay
TOUT Output buffer delay
TEN Output buffer enable/disable delay
Product Term Control Delays
TPTCK Product term clock delay
TPTSR Product term set/reset delay
TPTTS Product term 3-state delay
Internal Register and Combinatorial Delays
TPDI Combinatorial logic propagation delay
TSUI Register setup time
THI Register hold time
TECSU Register clock enable setup time
TECHO Register clock enable hold time
TCOI Register clock to output valid time
TAOI Register async. S/R to output delay
TRAI Register async. S/R recover before clock
TLOGI Internal logic delay
TLOGILP Internal low power logic delay
Feedback Delays
TF Fast CONNECT II feedback delay
Time Adders
TPTA Incremental product term allocator delay
TSLEW Slew-rate limited delay
XC9536XL High Performance CPLD
XC9536XL-5
Min Max
XC9536XL-7
Min Max
XC9536XL-10
Min Max Units
- 1.5 - 2.3 - 3.5 ns
- 1.1 - 1.5 - 1.8 ns
- 2.0 - 3.1 - 4.5 ns
- 4.0 - 5.0 - 7.0 ns
- 2.0 - 2.5 - 3.0 ns
- 0 - 0 - 0 ns
- 1.6 - 2.4 - 2.7 ns
- 1.0 - 1.4 - 1.8 ns
- 5.5 - 7.2 - 7.5 ns
- 0.5 - 1.3 - 1.7 ns
2.3 - 2.6 - 3.0 - ns
1.4 - 2.2 - 3.5 - ns
2.3 - 2.6 - 3.0 - ns
1.4 - 2.2 - 3.5 - ns
- 0.4 - 0.5 - 1.0 ns
- 6.0 - 6.4 - 7.0 ns
5.0 7.5 10.0 ns
- 1.0 - 1.4 - 1.8 ns
- 5.0 - 6.4 - 7.3 ns
- 1.9 - 3.5 - 4.2 ns
- 0.7 - 0.8 - 1.0 ns
- 3.0 - 4.0 - 4.5 ns
DS058 (v1.9) April 3, 2007
Product Specification
www.xilinx.com
5
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet XC9536XL.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| XC9536XL | High Performance CPLD | Xilinx |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |