DataSheet.es    


PDF MAX11165 Data sheet ( Hoja de datos )

Número de pieza MAX11165
Descripción SAR ADC
Fabricantes Maxim Integrated 
Logotipo Maxim Integrated Logotipo



Hay una vista previa y un enlace de descarga de MAX11165 (archivo pdf) en la parte inferior de esta página.


Total 28 Páginas

No Preview Available ! MAX11165 Hoja de datos, Descripción, Manual

EVALUATION KIT AVAILABLE
MAX11165
16-Bit, 250ksps, 0 to 5V SAR ADC with
Internal Reference in TDFN
General Description
The MAX11165 16-bit, 250ksps, SAR ADC offers
excellent AC and DC performance with unipolar input
range, small size, and internal reference. The MAX11165
integrates an optional internal reference and buffer,
saving additional cost and space.
This ADC achieves 92.4dB SNR and -104.2dB THD.
The MAX11165 guarantees 16-bit no-missing codes and
±0.6 LSB INL (typ).
The MAX11165 communicates using an SPI-compatible
serial interface at 2.3V, 3V, 3.3V, or 5V logic. The serial
interface can be used to daisy-chain multiple ADCs for
multichannel applications and provides a busy indicator
option for simplified system synchronization and timing.
The MAX11165 is offered in a 12-pin, 3mm x 3mm, TDFN
package and is specified over the -40NC to +85NC
temperature range.
Applications
● Data Acquisition Systems
● Industrial Control Systems/Process Control
● Medical Instrumentation
● Automatic Test Equipment
Selector Guide and Ordering Information appear at end of
data sheet.
Benefits and Features
● High DC/AC Accuracy Improves Measurement
Quality
• 16-Bit Resolution with No Missing Codes
• 250ksps Throughput Rates Without Pipeline Delay/
Latency
• 92.4dB SNR and -104.2dB THD at 10kHz
• 0.5 LSBRMS Input-Referred Noise
• ±0.2 LSB DNL (typ) and ±0.6 LSB INL (typ)
● Highly Integrated ADC Saves Cost and Space
• ±6ppm/°C Internal Reference
• Internal Reference Buffer
● Wide Supply Range and Low Power Simplify Power-
Supply Design
• 5V Analog Supply
• 2.3V to 5V Digital Supply
• 19mW Power Consumption at 250ksps
10μA in Shutdown Mode
● Multi-Industry Standard Serial Interface and Small
Package Reduce Size
• SPI/QSPI/MICROWIRE®/DSP-Compatible Serial
Interface
• 3mm x 3mm Tiny 12-Pin TDFN Package
QSPI is a trademark of Motorola, Inc.
MICROWIRE is a registered trademark of National
Semiconductor Corporation.
Typical Operating Circuit
0 to +5V
1µF VDD
(5V)
1µF OVDD
(2.3V TO 5V)
10
MAX9632
4.7nF
C0G
Ceramic
AIN+
AIN-
REF
10µF
16-BIT ADC
MAX11165
REF
BUF
AGNDS
INTERFACE
AND CONTROL
CONFIGURATION
REGISTER
SCLK
DIN
DOUT
CNVST
HOST
CONTROLLER
INTERNAL
REFERENCE
REFIO
GND 0.1µF
14-Bit to 18-Bit SAR ADC Family
14-BIT 16-BIT
16-BIT 18-BIT
500ksps 250ksps 500ksps 500ksps
±5V Input
Internal
Reference
0 to 5V Input
Internal
Reference
MAX11167 MAX11166 MAX11156
MAX11169 MAX11168 MAX11158
MAX11161 MAX11160 MAX11150
MAX11165 MAX11164 MAX11154
0 to 5V Input
External MAX11262 MAX11163 MAX11162 MAX11152
Reference
19-6724; Rev 3; 11/15

1 page




MAX11165 pdf
MAX11165
16-Bit, 250ksps, 0 to 5V SAR ADC with
Internal Reference in TDFN
Electrical Characteristics (continued)
(VDD = 4.75V to 5.25V, VOVDD = 2.3V to 5.25V, fSAMPLE = 250ksps, Reference Mode 3, VREF = 4.096V; TA = TMIN to TMAX, unless
otherwise noted. Typical values are at TA = +25NC.) (Note 2)
PARAMETER
SCLK Period (CS Mode)
SCLK Period (Daisy-Chain
Mode)
SCLK Low Time
SCLK High Time
SCLK Falling Edge to Data Valid
Delay
CNVST Low to DOUT D15 MSB
Valid (CS Mode)
CNVST High or Last SCLK
Falling Edge to DOUT High
Impedance
DIN Valid Setup Time from SCLK
Falling Edge
DIN Valid Hold Time from SCLK
Falling Edge
SCLK Valid Setup Time to
CNVST Falling Edge
SCLK Valid Hold Time to CNVST
Falling Edge
SYMBOL
tSCLK
tSCLK
tSCLKL
tSCLKH
tDDO
tEN
tDIS
tSDINSCK
tHDINSCK
tSSCKCNF
tHSCKCNF
CONDITIONS
VOVDD > 4.5V
VOVDD > 2.7V
VOVDD > 2.3V
VOVDD > 4.5V
VOVDD > 2.7V
VOVDD > 2.3V
VOVDD > 4.5V
VOVDD > 2.7V
VOVDD > 2.3V
VOVDD > 2.7V
VOVDD < 2.7V
CS Mode
VOVDD > 4.5V
VOVDD > 2.7V
VOVDD > 2.3V
MIN TYP MAX UNITS
14
20 ns
26
16
24 ns
30
5 ns
5 ns
12
18 ns
23
14
ns
17
20 ns
3
5 ns
6
0 ns
3 ns
6 ns
Note 2: Maximum and minimum limits are fully production tested over specified supply voltage range and at a temperature of
+25°C. Limits over the operating temperature range are guaranteed by design and device characterization.
Note 3: See the Analog Inputs and Overvoltage Input Clamps sections.
Note 4: Static Performance limits are guaranteed by design and device characterization. For definitions, see the Definitions section.
Note 5: Defined as the change in positive full-scale code transition caused by a Q5% variation in the VDD supply voltage.
Note 6: 10kHz sine wave input, -0.1dB below full scale.
Note 7: See Table 4 for definition of the reference modes.
Note 8: fIN1 ~ 9.4kHz, fIN2 ~ 10.7kHz, Each tone at -6.1dB below full scale.
Note 9: CLOAD = 65pF on DOUT.
www.maximintegrated.com
Maxim Integrated 5

5 Page





MAX11165 arduino
MAX11165
Pin Configuration
16-Bit, 250ksps, 0 to 5V SAR ADC with
Internal Reference in TDFN
TOP VIEW
REFIO 1
REF 2
VDD 3
AIN+ 4
AIN- 5
GND 6
MAX11165
EP
TDFN
12 AGNDS
11 OVDD
10 DIN
9 SCLK
8 DOUT
7 CNVST
Pin Description
PIN NAME
I/O
1
REFIO
I/O
2
REF
I/O
3 VDD I
4 AIN+
5 AIN-
6 GND
I
I
I
7 CNVST I
8 DOUT O
9 SCLK I
10 DIN
I
11 OVDD
I
12 AGNDS
I
— EP —
FUNCTION
External Reference Input/Internal Reference Output. Place a 0.1µF capacitor from REFIO to
AGNDS.
External Reference Input/Reference Buffer Decoupling. Bypass to AGNDS in close proximity with a
X5R or X7R 10µF 16V capacitor. See the Layout, Grounding, and Bypassing section.
Analog Power Supply. Bypass to GND with a 0.1µF capacitor for each device and one 10µF
capacitor per PCB.
Positive Analog Input
Negative Analog Input. Connect AIN- to the analog ground plane or to a remote-sense ground.
Power-Supply Ground
Convert Start Input. The rising edge of CNVST initiates conversions. The falling edge of CNVST
with SCLK high enables the serial interface.
Serial Data Output. DOUT will change stated on the falling edge of SCLK.
Serial Clock Input. Clocks data out of the serial interface when the device is selected.
Serial Data Input. DIN data is latched into the serial interface on the rising edge of SCLK.
Digital Power Supply. Bypass to GND with a 0.1µF capacitor for each device and one 10µF
capacitor per PCB.
Analog Ground Sense. Zero current reference for the on-board DAC and reference source.
Reference for REFIO and REF.
Exposed Pad. Connect to PCB GND.
www.maximintegrated.com
Maxim Integrated 11

11 Page







PáginasTotal 28 Páginas
PDF Descargar[ Datasheet MAX11165.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
MAX1116(MAX1115 / MAX1116) Single-Supply / Low-Power / Serial 8-Bit ADCsMaxim Integrated
Maxim Integrated
MAX11160SAR ADCMaxim Integrated
Maxim Integrated
MAX11161SAR ADCMaxim Integrated
Maxim Integrated
MAX11162SAR ADCMaxim Integrated
Maxim Integrated

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar