DataSheet.es    


PDF MAX11161 Data sheet ( Hoja de datos )

Número de pieza MAX11161
Descripción SAR ADC
Fabricantes Maxim Integrated 
Logotipo Maxim Integrated Logotipo



Hay una vista previa y un enlace de descarga de MAX11161 (archivo pdf) en la parte inferior de esta página.


Total 26 Páginas

No Preview Available ! MAX11161 Hoja de datos, Descripción, Manual

MAX11161
EVALUATION KIT AVAILABLE
16-Bit, 250ksps, +5V SAR ADC with
Internal Reference in µMAX
General Description
The MAX11161 is a 16-bit, 250ksps, SAR ADC offering
excellent AC and DC performance with true unipolar input
range, internal reference, and small size. The MAX11161
measures a +5V (0 to 5V) input range and can operate
with a single 5V supply. The MAX11161 integrates a low
drift reference with internal buffer, saving the cost and
space of an external reference.
This ADC achieves 92.2dB SNR at 10kHz and -106.5dB
THD. The MAX11161 guarantees 16-bit no-missing codes
and ±0.8 LSB INL (typ).
The MAX11161 communicates using an SPI-compatible
serial interface at 2.3V, 3V, 3.3V, or 5V logic. The serial
interface can be used to daisy-chain multiple ADCs for mul-
tichannel applications and provides a busy indicator option
for simplified system synchronization and timing.
The MAX11161 is offered in a 10-pin, 3mm x 5mm,
µMAXM package and is specified over the -40°C to +85°C
temperature range.
Applications
● Industrial Process Control
● Data Acquisition Systems
● Medical Instrumentation
● Automatic Test Equipment
Selector Guide and Ordering Information appear at end of
data sheet.
Typical Operating Circuit
VDD
(5V)
1µF
VOVDD
(2.3V TO 5V)
1µF
MAX9632
0 TO
5V
10
4.7nF
AIN+
AIN-
10µF
REF
16-BIT ADC
INTERFACE AND CONTROL
MAX11161
REF
BUF
INTERNAL
REFERENCE
SCLK
SDI
SDO
CNVST
GND
HOST
CONTROLLER
Benefits and Features
● High DC/AC Accuracy Provides Better Measurement
Quality
• 16-Bit Resolution with No Missing Codes
• 250ksps Throughput Rates Without Pipeline Delay/
Latency
• 92.2dB SNR and -106.5dB THD at 10kHz
• 0.5 LSBRMS Transition Noise
• ±0.8 LSB INL (typ) and ±0.3 LSB DNL (typ)
● Highly Integrated ADC Saves Cost and Space
• ±7ppm/°C Internal Reference
• Internal Reference Buffer
● Flexible and Low Power Supply Saves Space and
Cost
• +5V Analog and +2.3V to +5V Digital Supply
• 31mW Power Consumption at 250ksps
• 10µA in Shutdown Mode
● Multi-Industry Standard Serial Interface and Small
Package Reduces Size
• SPI/QSPI™/MICROWIRE®/DSP-Compatible
• 3mm x 5mm, Tiny 10-Pin µMAX Package
µMAX is a registered trademark of Maxim Integrated Products, Inc.
QSPI is a trademark of Motorola, Inc.
MICROWIRE is a registered trademark of National
Semiconductor Corporation.
14-Bit to 18-Bit SAR ADC Family
±5V Input
Internal
Reference
0 to 5V Input
Internal
Reference
0 to 5V Input
External
Reference
14-BIT
500ksps
16-BIT
250ksps
16-BIT
18-BIT
500ksps 500ksps
MAX11167 MAX11166 MAX11156
MAX11169 MAX11168 MAX11158
MAX11161 MAX11160 MAX11150
MAX11165 MAX11164 MAX11154
MAX11262 MAX11163 MAX11162 MAX11152
19-7631; Rev 0; 5/15

1 page




MAX11161 pdf
MAX11161
16-Bit, 250ksps, +5V SAR ADC with
Internal Reference in µMAX
Electrical Characteristics (continued)
(VDD = 4.75V to 5.25V, VOVDD = 2.3V to 5.25V, fSAMPLE = 250ksps; TA = TMIN to TMAX, unless otherwise noted. Typical values are
at TA = +25°C.) (Note 2)
PARAMETER
CNVST Low to SDO D15 MSB Valid
(CS Mode)
CNVST High or SDI High or Last
SCLK Falling Edge to SDO High
Impedance
SYMBOL
tEN
tDIS
CONDITIONS
VOVDD > 2.7V
VOVDD < 2.7V
CS mode
SDI Valid Setup Time from CNVST
Rising Edge
tSSDICNV 4-wire CS mode
SDI Valid Hold Time from CNVST
Rising Edge
tHSDICNV 4-wire CS mode
SCLK Valid Setup Time from CNVST
Rising Edge
tSSCKCNV
Daisy-chain mode
SCLK Valid Hold Time from CNVST
Rising Edge
SDI Valid Setup Time from SCLK
Falling Edge
SDI Valid Hold Time from SCLK
Falling Edge
tHSCKCNV Daisy-chain mode
tSSDISCK
VOVDD > 4.5V, daisy-chain mode
VOVDD > 2.7V, daisy-chain mode
VOVDD > 2.3V, daisy-chain mode
tHSDISCK Daisy-chain mode
SDI High to SDO High
Daisy-chain mode with busy indicator,
VOVDD > 4.5V
tDSDOSDI
Daisy-chain mode with busy indicator,
VOVDD > 2.7V
Daisy-chain mode with busy indicator,
VOVDD > 2.3V
MIN TYP MAX UNITS
14
ns
18
20 ns
5 ns
0 ns
3 ns
3 ns
3
5 ns
6
0 ns
10
15 ns
20
Note 2: Maximum and minimum limits are fully production tested over specified supply voltage range and at a temperature of
+25°C. Limits over the operating temperature range are guaranteed by design and device characterization.
Note 3: See the Analog Inputs and Overvoltage Input Clamps sections.
Note 4: Static Performance limits are guaranteed by design and device characterization. For definitions, see the Definitions section.
Note 5: Defined as the change in positive full-scale code transition caused by a ±5% variation in the VDD supply voltage.
Note 6: 10kHz sine wave input, -0.1dB below full scale.
Note 7: fIN1 ~ 9.4kHz, fIN2 ~ 10.7kHz, Each tone at -6.1dB below full scale.
Note 8: CLOAD = 65pF on SDO.
www.maximintegrated.com
Maxim Integrated 5

5 Page





MAX11161 arduino
MAX11161
Pin Configuration
16-Bit, 250ksps, +5V SAR ADC with
Internal Reference in µMAX
TOP VIEW
REF
VDD
AIN+
AIN-
GND
1+
2
3 MAX11161
4
5
10
9
8
7
6
µMAX
OVDD
SDI
SCLK
SDO
CNVST
Pin Description
PIN
1
2
3
4
5
6
7
8
9
10
NAME
REF
FUNCTION
Internal Reference Bypass. Bypass to GND in close proximity with a X5R or X7R 10μF 16V capacitor. See
the Layout, Grounding, and Bypassing section.
VDD
AIN+
AIN-
GND
CNVST
SDO
SCLK
Analog Power Supply. Bypass VDD to GND with a 0.1µF capacitor as close as possible to each device and
one 10µF capacitor per board.
Positive Analog Input
Negative Analog Input. Connect AIN- to the analog ground plane or to a remote sense ground.
Power-Supply Ground
Conversion Start Input. The rising edge of CNVST initiates the conversions and selects the interface mode:
daisy-chain or CS. In CS mode, either SDI or CNVST can enable the serial output signals when low. If SDI or
CNVST is low when the conversion is completed, the busy indicator feature is enabled..
Serial Data Output. SDO transitions on the falling edge of SCLK.
Serial Clock Input. Clocks data out of the serial interface when the device is selected.
Serial Data Input and Mode Select Input. Daisy-chain mode is selected if SDI is low during the CNVST rising
edge. In this mode, SDI is used as a data input to daisy-chain the conversion results of two or more ADCs
SDI onto a single SDO line. CS mode is selected if SDI is high during the CNVST rising edge. In this mode, either
SDI or CNVST can enable the serial output signals when low. If SDI or CNVST is low when the conversion is
completed, the busy indicator feature is enabled.
OVDD
Digital Power Supply. OVDD can range from 2.3V to VDD. Bypass OVDD to GND with a 0.1µF capacitor for
each device and one 10µF per board.
www.maximintegrated.com
Maxim Integrated 11

11 Page







PáginasTotal 26 Páginas
PDF Descargar[ Datasheet MAX11161.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
MAX1116(MAX1115 / MAX1116) Single-Supply / Low-Power / Serial 8-Bit ADCsMaxim Integrated
Maxim Integrated
MAX11160SAR ADCMaxim Integrated
Maxim Integrated
MAX11161SAR ADCMaxim Integrated
Maxim Integrated
MAX11162SAR ADCMaxim Integrated
Maxim Integrated

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar