DataSheet.es    


PDF 9DBL08 Data sheet ( Hoja de datos )

Número de pieza 9DBL08
Descripción 8-output 3.3V PCIe Zero-Delay Buffer
Fabricantes IDT 
Logotipo IDT Logotipo



Hay una vista previa y un enlace de descarga de 9DBL08 (archivo pdf) en la parte inferior de esta página.


Total 19 Páginas

No Preview Available ! 9DBL08 Hoja de datos, Descripción, Manual

8-output 3.3V PCIe Zero-Delay Buffer
9DBL08
Description
The 9DBL08 devices are 3.3V members of IDT's
Full-Featured PCIe family. The 9DBL08 supports PCIe
Gen1-4 Common Clocked (CC) and PCIe Separate
Reference Independent Spread (SRIS) systems. It offers a
choice of integrated output terminations providing direct
connection to 85or 100transmission lines. The
9DBL08P1 can be factory programmed with a user-defined
power up default SMBus configuration.
Recommended Application
PCIe Gen1-4 clock distribution for Riser Cards, Storage,
Networking, JBOD, Communications, Access Points
Output Features
8 – 1-200 MHz Low-Power (LP) HCSL DIF pairs
9DBL0841 default ZOUT = 100
9DBL0851 default ZOUT = 85
9DBL08P1 factory programmable defaults
Easy AC-coupling to other logic families, see IDT
application note AN-891
Key Specifications
PCIe Gen1-2-3-4 CC compliant in ZDB mode
PCIe Gen2 SRIS compliant in ZDB mode
Supports PCIe Gen2-3 SRIS in fan-out mode
DIF cycle-to-cycle jitter <50ps
DIF output-to-output skew < 50ps
Bypass mode additive phase jitter is 0 ps typical rms for
PCIe
Bypass mode additive phase jitter 160fs rms typ. @
156.25M (1.5M to 10M)
Block Diagram
DATASHEET
Features/Benefits
Direct connection to 100(0841) or 85(0851)
transmission lines; saves 32 resistors compared to
standard PCIe devices
211mW typical power consumption (PLL [email protected]);
eliminates thermal concerns
VDDIO allows 35% power savings at optional 1.05V;
maximum power savings
SMBus-selectable features allows optimization to customer
requirements:
control input polarity
control input pull up/downs
slew rate for each output
differential output amplitude
output impedance for each output
50, 100, 125MHz operating frequency
Customer defined SMBus power up default can be
programmed into P1 device; allows exact optimization to
customer requirements
OE# pins; support DIF power management
HCSL-compatible differential input; can be driven by
common clock sources
Spread Spectrum tolerant; allows reduction of EMI
Pin/SMBus selectable PLL bandwidth and PLL Bypass;
minimize phase jitter for each application
Outputs blocked until PLL is locked; clean system start-up
Device contains default configuration; SMBus interface not
required for device operation
Three selectable SMBus addresses; multiple devices can
easily share an SMBus segment
Space saving 48-pin 6x6mm VFQFPN; minimal board
space
vOE(7:0)#
XIN/CLKIN_25
X2
OSC
vSADR
vSS_EN_tri
^CKPWRGD_PD#
SDATA_3.3
SCLK_3.3
CONTROL
LOGIC
SS Capable PLL
REF3.3
DIF7
DIF6
DIF5
DIF4
DIF3
DIF2
DIF1
DIF0
Note: Resistors default to internal on 41/51 devices. P1 devices have programmable default impedances on an output-by-output basis.
9DBL08 REVISION D 08/16/16
1 ©2016 Integrated Device Technology, Inc.

1 page




9DBL08 pdf
9DBL08 DATASHEET
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the 9DBL08. These ratings, which are standard values
for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions
above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating
conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended
operating temperature range.
PARAMETER
SYMBOL
CONDITIONS
Supply Voltage
VDDx
Input Voltage
VIN
Input High Voltage, SMBus VIHSMB
Storage Temperature
Ts
SMBus clock and data pins
Junction Temperature
Tj
Input ESD protection
ESD prot
Human Body Model
1Guaranteed by design and characterization, not 100% tested in production.
2 Operation under these conditions is neither implied nor guaranteed.
3 Not to exceed 4.6V.
MIN
-0.5
-65
2500
Electrical Characteristics–SMBus Parameters
TA = TAMB; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions
PARAMETER
SYMBOL
CONDITIONS
MIN
SMBus Input Low Voltage VILSMB
VDDSMB = 3.3V
SMBus Input High Voltage VIHSMB
VDDSMB = 3.3V
SMBus Output Low Voltage VOLSMB
@ IPULLUP
SMBus Sink Current
IPULLUP
@ VOL
Nominal Bus Voltage
VDDSMB
SCLK/SDATA Rise Time
tRSMB
(Max VIL - 0.15) to (Min VIH + 0.15)
SCLK/SDATA Fall Time
tFSMB
(Min VIH + 0.15) to (Max VIL - 0.15)
SMBus Operating
Frequency
fSMB
SMBus operating frequency
1 Guaranteed by design and characterization, not 100% tested in production.
2. The device must be powered up for the SMBus to function.
3. The differential input clock must be running for the SMBus to be active
Electrical Characteristics–Clock Input Parameters
2.1
4
2.7
TA = TAMB, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions
PARAMETER
SYMBOL
CONDITIONS
MIN
Input Crossover Voltage -
DIF_IN
VCROSS
Cross Over Voltage
150
Input Swing - DIF_IN
Input Slew Rate - DIF_IN
VSWING
dv/dt
Differential value
Measured differentially
300
0.4
Input Leakage Current
IIN
VIN = VDD , VIN = GND
Input Duty Cycle dtin Measurement from differential wavefrom
Input Jitter - Cycle to Cycle JDIFIn
Differential Measurement
1 Guaranteed by design and characterization, not 100% tested in production.
2Slew rate measured through +/-75mV window centered around differential zero
-5
45
0
TYP
MAX
4.6
VDD+0.5
3.9
150
125
UNITS NOTES
V 1,2
V 1,3
V1
°C 1
°C 1
V1
TYP
MAX
0.8
3.6
0.4
3.6
1000
300
500
UNITS NOTES
V
V
V
mA
V
ns 1
ns 1
kHz 2,3
TYP
MAX
900
8
5
55
125
UNITS NOTES
mV 1
mV
V/ns
uA
%
ps
1
1,2
1
1
REVISION D 08/16/16
5 8-OUTPUT 3.3V PCIE ZERO-DELAY BUFFER

5 Page





9DBL08 arduino
9DBL08 DATASHEET
SMBus Table: Output Enable Register 1
Byte 0
Name
Control Function
Type
0
1 Default
Bit 7
DIF OE7
Output Enable
RW
Pin Control
1
Bit 6
DIF OE6
Output Enable
RW
Pin Control
1
Bit 5
DIF OE5
Output Enable
RW
Pin Control
1
Bit 4
Bit 3
DIF OE4
DIF OE3
Output Enable
Output Enable
RW
RW
See B11[1:0]
Pin Control
Pin Control
1
1
Bit 2
DIF OE2
Output Enable
RW
Pin Control
1
Bit 1
DIF OE1
Output Enable
RW
Pin Control
1
Bit 0
DIF OE0
Output Enable
RW
Pin Control
1
1. A low on these bits will overide the OE# pin and force the differential output to the state indicated by B11[1:0] (Low/Low default)
SMBus Table: PLL Operating Mode and Output Amplitude Control Register
Byte 1
Name
Control Function
Type
0
1
Bit 7
Bit 6
PLLMODERB1
PLLMODERB0
PLL Mode Readback Bit 1
PLL Mode Readback Bit 0
R
R
See PLL Operating Mode Table
Bit 5
PLLMODE_SWCNTRL
Enable SW control of PLL Mode RW
Values in B1[7:6]
set PLL Mode
Values in B1[4:3]
set PLL Mode
Bit 4
Bit 3
PLLMODE1
PLLMODE0
PLL Mode Control Bit 1
PLL Mode Control Bit 0
RW1
RW1
See PLL Operating Mode Table
Bit 2
Reserved
Bit 1
Bit 0
AMPLITUDE 1
AMPLITUDE 0
Controls Output Amplitude
RW
RW
00 = 0.6V
10 = 0.75V
01= 0.68V
11 = 0.85V
1. B1[5] must be set to a 1 for these bits to have any effect on the part.
Default
Latch
Latch
0
0
0
1
1
0
SMBus Table: DIF Slew Rate Control Register
Byte 2
Name
Control Function
Bit 7
SLEWRATESEL DIF7
Adjust Slew Rate of DIF7
Bit 6
SLEWRATESEL DIF6
Adjust Slew Rate of DIF6
Bit 5
SLEWRATESEL DIF5
Adjust Slew Rate of DIF5
Bit 4
SLEWRATESEL DIF4
Adjust Slew Rate of DIF4
Bit 3
SLEWRATESEL DIF3
Adjust Slew Rate of DIF3
Bit 2
SLEWRATESEL DIF2
Adjust Slew Rate of DIF2
Bit 1
SLEWRATESEL DIF1
Adjust Slew Rate of DIF1
Bit 0
SLEWRATESEL DIF0
Adjust Slew Rate of DIF0
Note: See "Low-Power HCSL Outputs" table for slew rates.
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
Slow Setting
Slow Setting
Slow Setting
Slow Setting
Slow Setting
Slow Setting
Slow Setting
Slow Setting
1
Fast Setting
Fast Setting
Fast Setting
Fast Setting
Fast Setting
Fast Setting
Fast Setting
Fast Setting
Default
1
1
1
1
1
1
1
1
SMBus Table: Frequency Select Control Register
Byte 3
Name
Control Function
Bit 7
Reserved
Bit 6
Bit 5
FREQ_SEL_EN
Reserved
Enable SW selection of
frequency
Bit 4
FSEL1
Freq. Select Bit 1
Bit 3
FSEL0
Freq. Select Bit 0
Bit 2
Bit 1
Bit 0
SLEWRATESEL FB
Reserved
Reserved
Adjust Slew Rate of FB
1. B3[5] must be set to a 1 for these bits to have any effect on the part.
Type
RW
RW1
RW1
RW
01
SW frequency
SW frequency
change disabled change enabled
00 = 100M, 10 = 125M
01 = 50M, 11= Reserved
Slow Setting
Fast Setting
Default
1
1
0
0
0
1
1
1
Byte 4 is Reserved
REVISION D 08/16/16
11 8-OUTPUT 3.3V PCIE ZERO-DELAY BUFFER

11 Page







PáginasTotal 19 Páginas
PDF Descargar[ Datasheet 9DBL08.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
9DBL022-output 3.3V PCIe Zero-Delay BufferIDT
IDT
9DBL044-output 3.3V PCIe Zero-delay BufferIDT
IDT
9DBL066-output 3.3V PCIe Zero-Delay BufferIDT
IDT
9DBL088-output 3.3V PCIe Zero-Delay BufferIDT
IDT

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar