DataSheet.es    


PDF 9DBU0741 Data sheet ( Hoja de datos )

Número de pieza 9DBU0741
Descripción 7 O/P 1.5V PCIe Gen1-2-3 Fan-out Buffer
Fabricantes IDT 
Logotipo IDT Logotipo



Hay una vista previa y un enlace de descarga de 9DBU0741 (archivo pdf) en la parte inferior de esta página.


Total 17 Páginas

No Preview Available ! 9DBU0741 Hoja de datos, Descripción, Manual

7 O/P 1.5V PCIe Gen1-2-3 Fan-out Buffer
w/Zo=100ohms
9DBU0741
DATASHEET
Description
The 9DBU0741 is a member of IDT's 1.5V Ultra-Low-Power
(ULP) PCIe family. It has integrated terminations for direct
connection to 100transmission lines. The device has 7
output enables for clock management, and 3 selectable
SMBus addresses.
Recommended Application
1.5V PCIe Gen1-2-3 Fan-out Buffer (FOB)
Output Features
7 – 1-167MHz Low-Power (LP) HCSL DIF pairs
w/ZO=100
Key Specifications
DIF additive cycle-to-cycle jitter <5ps
DIF output-to-output skew < 60ps
DIF additive phase jitter is <300fs rms for PCIe Gen3
DIF additive phase jitter <350s rms for SGMII
Block Diagram
vOE(6:0)#
7
CLK_IN
CLK_IN#
vSADR
^CKPWRGD_PD#
SDATA_3.3
SCLK_3.3
CONTROL
LOGIC
Features/Benefits
Integrated terminations; save 28 resistors compared to
standard HCSL outputs
36mW typical power consumption; eliminates thermal
concerns
Outputs can optionally be supplied from any voltage
between 1.05 and 1.5V; maximum power savings
Spread Spectrum (SS) compatible; allows SS for EMI
reduction
OE# pins for each output; support DIF power management
HCSL-compatible differential input; can be driven by
common clock sources
SMBus-selectable features; optimize signal integrity to
application
slew rate for each output
differential output amplitude
Device contains default configuration; SMBus interface not
required for device operation
Selectable SMBus addresses; multiple devices can easily
share an SMBus segment
3.3V tolerant SMBus interface works with legacy controllers
Space saving 40-pin 5x5mm VFQFPN; minimal board
space
DIF6
DIF5
DIF4
DIF3
DIF2
DIF1
DIF0
9DBU0741 REVISION C 04/22/15
1
©2015 Integrated Device Technology, Inc.

1 page




9DBU0741 pdf
9DBU0741 DATASHEET
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the 9DBU0741. These ratings, which are standard
values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other
conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the
recommended operating temperature range.
PARAMETER
SYMBOL
CONDITIONS
Supply Voltage
VDDx
Applies to VDD, VDDA and VDDIO
Input Voltage
VIN
Input High Voltage, SMBus VIHSMB
Storage Temperature
Ts
SMBus clock and data pins
Junction Temperature
Tj
Input ESD protection
ESD prot
Human Body Model
1Guaranteed by design and characterization, not 100% tested in production.
2 Operation under these conditions is neither implied nor guaranteed.
3 Not to exceed 2.0V.
MIN
-0.5
-0.5
-65
2000
TYP
MAX
2
VDD+0.5
3.3
150
125
UNITS NOTES
V 1,2
V 1,
V1
°C 1
°C 1
V1
Electrical Characteristics–Clock Input Parameters
TA = TAMB, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions
PARAMETER
SYMBOL
CONDITIONS
MIN
Input Common Mode
Voltage - DIF_IN
VCOM
Common Mode Input Voltage
200
Input Swing - DIF_IN
Input Slew Rate - DIF_IN
VSWING
dv/dt
Differential value
Measured differentially
300
0.4
Input Leakage Current
IIN
VIN = VDD , VIN = GND
Input Duty Cycle dtin Measurement from differential wavefrom
Input Jitter - Cycle to Cycle JDIFIn
Differential Measurement
1 Guaranteed by design and characterization, not 100% tested in production.
2 Slew rate measured through +/-75mV window centered around differential zero
-5
45
0
TYP
50
MAX
725
1450
8
5
55
150
UNITS NOTES
mV 1
mV
V/ns
uA
%
ps
1
1,2
1
1
REVISION C 04/22/15
5 7 O/P 1.5V PCIE GEN1-2-3 FAN-OUT BUFFER W/ZO=100OHMS

5 Page





9DBU0741 arduino
9DBU0741 DATASHEET
SMBus Table: Output Enable Register 1
Byte 0
Name
Control Function
Type
0
Bit 7
DIF OE5
Output Enable
RW Low/Low
Bit 6
DIF OE4
Output Enable
RW Low/Low
Bit 5
Reserved
Bit 4
DIF OE3
Output Enable
RW Low/Low
Bit 3
DIF OE2
Output Enable
RW Low/Low
Bit 2
DIF OE1
Output Enable
RW Low/Low
Bit 1
Reserved
Bit 0
DIF OE0
Output Enable
RW Low/Low
1. A low on these bits will overide the OE# pin and force the differential output Low/Low
SMBus Table: PLL Operating Mode and Output Amplitude Control Register
Byte 1
Name
Control Function
Type
0
Bit 7
Reserved
Bit 6
Reserved
Bit 5
DIF OE6
Output Enable
RW Low/Low
Bit 4
Reserved
Bit 3
Reserved
Bit 2
Reserved
Bit 1
Bit 0
AMPLITUDE 1
AMPLITUDE 0
Controls Output Amplitude
RW
RW
00 = 0.55V
10 = 0.7V
1. A low on the DIF OE bit will overide the OE# pin and force the differential output Low/Low
SMBus Table: DIF Slew Rate Control Register
Byte 2
Name
Control Function
Type
Bit 7
SLEWRATESEL DIF5
Adjust Slew Rate of DIF5 RW
Bit 6
SLEWRATESEL DIF4
Adjust Slew Rate of DIF4 RW
Bit 5
Reserved
Bit 4
SLEWRATESEL DIF3
Adjust Slew Rate of DIF3 RW
Bit 3
SLEWRATESEL DIF2
Adjust Slew Rate of DIF2 RW
Bit 2
SLEWRATESEL DIF1
Adjust Slew Rate of DIF1 RW
Bit 1
Reserved
Bit 0
SLEWRATESEL DIF0
Adjust Slew Rate of DIF0 RW
Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.
0
Slow Setting
Slow Setting
Slow Setting
Slow Setting
Slow Setting
Slow Setting
SMBus Table: DIF Slew Rate Control Register
Byte 3
Name
Control Function
Type
Bit 7
Reserved
Bit 6
Reserved
Bit 5
Reserved
Bit 4
Reserved
Bit 3
Reserved
Bit 2
Reserved
Bit 1
Reserved
Bit 0
SLEWRATESEL DIF6
Adjust Slew Rate of DIF6 RW
Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.
0
Slow Setting
Byte 4 is Reserved and reads back 'hFF
1
Enabled
Enabled
Enabled
Enabled
Enabled
Enabled
Default
1
1
1
1
1
1
1
1
1
Enabled
01= 0.65V
11 = 0.8V
Default
0
1
1
0
1
1
1
0
1
Fast Setting
Fast Setting
Fast Setting
Fast Setting
Fast Setting
Fast Setting
Default
1
1
1
1
1
1
1
1
1
Fast Setting
Default
1
1
0
0
0
1
1
1
REVISION C 04/22/15
11 7 O/P 1.5V PCIE GEN1-2-3 FAN-OUT BUFFER W/ZO=100OHMS

11 Page







PáginasTotal 17 Páginas
PDF Descargar[ Datasheet 9DBU0741.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
9DBU07417 O/P 1.5V PCIe Gen1-2-3 Fan-out BufferIDT
IDT

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar