|
|
PDF GS881Z18T Data sheet ( Hoja de datos )
| Número de pieza | GS881Z18T | |
| Descripción | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs | |
| Fabricantes | GSI Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de GS881Z18T (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Preliminary
GS881Z18/36T-11/100/80/66
100-Pin TQFP 8Mb Pipelined and Flow Through 100 MHz–66 MHz
Commercial Temp
Industrial Temp
Synchronous NBT SRAMs
3.3 V VDD
2.5 V and 3.3 V VDDQ
Features
• 512K x 18 and 256K x 36 configurations
• User-configurable Pipelined and Flow Through mode
• NBT (No Bus Turn Around) functionality allows zero wait
• Read-Write-Read bus utilization
• Fully pin-compatible with both pipelined and flow through
NtRAM™, NoBL™ and ZBT™ SRAMs
• IEEE 1149.1 JTAG-compatible Boundary Scan
• On-chip write parity checking; even or odd selectable
• Pin-compatible with 2M, 4M and 16M devices
• 3.3 V +10%/–5% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleave Burst mode
• Byte write operation (9-bit Bytes)
• 3 chip enable signals for easy depth expansion
• Clock Control, registered, address, data, and control
• ZZ Pin for automatic power-down
• JEDEC-standard 100-lead TQFP package
Pipeline
3-1-1-1
Flow Through
2-1-1-1
-11 -100 -80
-66
tCycle 10 ns 10 ns 12.5 ns 15 ns
tKQ 4.5 ns 4.5 ns 4.8 ns 5 ns
IDD 210 mA 210 mA 190 mA 170 mA
tKQ 11 ns 12 ns 14 ns 18 ns
tCycle 15 ns 15 ns 15 ns 20 ns
IDD 150 mA 150 mA 130 mA 130 mA
Functional Description
The GS881Z18/36T is an 8Mbit Synchronous Static SRAM.
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other
pipelined read/double late write or flow through read/single
late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS881Z18/36T may be configured by the user to operate
in Pipeline or Flow Through mode. Operating as a pipelined
synchronous device, in addition to the rising-edge-triggered
registers that capture input signals, the device incorporates a
rising-edge-triggered output register. For read cycles, pipelined
SRAM output data is temporarily stored by the edge-triggered
output register during the access cycle and then released to the
output drivers at the next rising edge of clock.
The GS881Z18/36T is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
Standard 100-pin TQFP package.
Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles
Clock
Address
A
BC
DE
F
Read/Write
R
WR
WR
W
Flow Through
Data I/O
Pipelined
Data I/O
QA DB QC DD QE
QA DB QC DD QE
Rev: 1.10 8/2000
1/34 © 1998, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
NoBL is a trademark of Cypress Semiconductor Corp.. NtRAM is a trademark of Samsung Electronics Co.. ZBT is a trademark of Integrated Device Technology, Inc.
1 page  
Pin Location
38
39
42
43
15, 41, 65, 91
5,10, 17, 21, 26, 40, 55, 60, 67,
71, 76, 90
4, 11, 20, 27, 54, 61, 70, 77
16
66
42, 43,, 84
Symbol
TMS
TDI
TDO
TCK
VDD
VSS
VDDQ
DP
QE
NC
Type
—
—
—
—
In
In
In
In
Out
—
Preliminary.
GS881Z18/36T-11/100/80/66
Description
Scan Test Mode Select
Scan Test Data In
Scan Test Data Out
Scan Test Clock
3.3 V power supply
Ground
3.3 V output power supply for noise reduction
Parity Input—1 = Even, 0 = Odd
Parity Error Out—Open Drain Output
No Connect
Rev: 1.10 8/2000
5/34
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
© 1998, Giga Semiconductor, Inc.
5 Page 
Flow Through Mode Data I/O State Diagram
BW
High Z
(Data In)
R
D
WR
High Z
B
D
Preliminary.
GS881Z18/36T-11/100/80/66
RB
Data Out
W (Q Valid)
D
Key
Input Command Code
ƒ Transition
Current State (n)
Next State (n+1)
Clock (CK)
n
n+1
Notes
1. The Hold command (CKE Low) is not
shown because it prevents any state change.
2. W, R, B, and D represent input command
codes as indicated in the Truth Tables.
n+2 n+3
Command
ƒƒƒƒ
Current State
Next State
Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram
Rev: 1.10 8/2000
11/34
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
© 1998, Giga Semiconductor, Inc.
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet GS881Z18T.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| GS881Z18AT | 9Mb Pipelined and Flow Through Synchronous NBT SRAM | GSI Technology |
| GS881Z18BD | 9Mb Pipelined and Flow Through Synchronous NBT SRAM | GSI Technology |
| GS881Z18BD-V | 9Mb Pipelined and Flow Through Synchronous NBT SRAM | GSI Technology |
| GS881Z18BGD | 9Mb Pipelined and Flow Through Synchronous NBT SRAM | GSI Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |