DataSheet.es    


PDF GD25LQ128C Data sheet ( Hoja de datos )

Número de pieza GD25LQ128C
Descripción 1.8V Uniform Sector Dual and Quad Serial Flash
Fabricantes GigaDevice 
Logotipo GigaDevice Logotipo



Hay una vista previa y un enlace de descarga de GD25LQ128C (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! GD25LQ128C Hoja de datos, Descripción, Manual

1.8V Uniform Sector
Dual and Quad Serial Flash
GD25LQ128C
GD25LQ128C
DATASHEET
1

1 page




GD25LQ128C pdf
1.8V Uniform Sector
Dual and Quad Serial Flash
2. GENERAL DESCRIPTION
GD25LQ128C
The GD25LQ128C (128M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the
Dual/Quad SPI and QPI mode: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#).
The Dual I/O data is transferred with speed of 266Mbits/s and the Quad I/O & Quad output data is transferred with speed of
532Mbits/s.
CONNECTION DIAGRAM
CS#
1
8 VCC
SO
WP#
27
Top View
36
HOLD#
SCLK
VSS
45
8LEAD VSOP/SOP
SI
CS# 1
SO 2
WP# 3
VSS 4
Top View
8LEAD WSON
8 VCC
7 HOLD#
6 SCLK
5 SI
PIN DESCRIPTION
Pin Name
I/O
CS# I
SO (IO1)
I/O
WP# (IO2)
I/O
VSS
SI (IO0)
I/O
SCLK
I
HOLD# (IO3)
I/O
VCC
Description
Chip Select Input
Data Output (Data Input Output 1)
Write Protect Input (Data Input Output 2)
Ground
Data Input (Data Input Output 0)
Serial Clock Input
Hold Input (Data Input Output 3)
Power Supply
Note: CS# must be driven high if chip is not selected. Please don’t leave CS# floating any time after power is on.
5

5 Page





GD25LQ128C arduino
1.8V Uniform Sector
Dual and Quad Serial Flash
6. STATUS REGISTER
GD25LQ128C
S15 S14 S13 S12 S11 S10 S9 S8
SUS1
CMP
LB3
LB2
LB1 SUS2
QE SRP1
S7 S6 S5 S4 S3 S2 S1 S0
SRP0
BP4
BP3
BP2
BP1
BP0
WEL
WIP
The status and control bits of the Status Register are as follows:
WIP bit.
The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress.
When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0,
means the device is not in program/erase/write status register progress.
WEL bit.
The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal
Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or
Erase command is accepted.
BP4, BP3, BP2, BP1, BP0 bits.
The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be
software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR)
command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in
Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block
Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set.
The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, BP0) bits and CMP are all 0 or all 1.
SRP1, SRP0 bits.
The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP
bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time
programmable protection.
SRP1 SRP0 #WP
Status Register
Description
00X
Software Protected
The Status Register can be written to after a Write Enable
command, WEL=1.(Default)
010
Hardware Protected
WP#=0, the Status Register locked and can not be written to.
011
Hardware Unprotected
WP#=1, the Status Register is unlocked and can be written to
after a Write Enable command, WEL=1.
Status Register is protected and can not be written to again
1 0 X Power Supply Lock-Down(1)
until the next Power-Down, Power-Up cycle.
11X
One Time Program(2)
Status Register is permanently protected and can not be
written to.
NOTE:
1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
2. This feature is available on special order. Please contact GigaDevice for details.
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet GD25LQ128C.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
GD25LQ128C1.8V Uniform Sector Dual and Quad Serial FlashELM
ELM
GD25LQ128C1.8V Uniform Sector Dual and Quad Serial FlashGigaDevice
GigaDevice

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar