|
|
PDF UT54ACS279 Data sheet ( Hoja de datos )
| Número de pieza | UT54ACS279 | |
| Descripción | Quadruple S-R Latches | |
| Fabricantes | Aeroflex Circuit Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de UT54ACS279 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
Standard Products
UT54ACS279/UT54ACTS279
Quadruple S-R Latches
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
UT54ACS279- SMD 5962-96580
UT54ACTS279 - SMD 5962-96581
DESCRIPTION
The UT54ACS279 and the UT54ACTS279 contain four basic
S-R flip-flop latches. Under conventional operation, the S-R
inputs are normally held high. When the S input is pulsed low,
the Q output will be set high. When R is pulsed low, the Q output
will be reset low. If the S-R inputs are taken low simultaneously,
the Q output is unpredictable.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
SR
HH
LH
HL
LL
OUTPUT
Q
Q0
H
L
H1
Note:
1. This configuration is nonstable. It may not persist when the S and R inputs
return to their inactive (high) level.
LOGIC DIAGRAM
(LATCHES 1 & 3)
R
(LATCHES 2 & 4)
R
PINOUTS
1R
1S1
1S2
1Q
2R
2S
2Q
VSS
16-Pin DIP
Top View
1R 1 16 VDD
1S1 2 15 4S
1S2 3 14 4R
1Q 4 13 4Q
2R 5 12 3S2
2S 6 11 3S1
2Q 7 10 3R
VSS 8
9 3Q
16-Lead Flatpack
Top View
1 16
2 15
3 14
4 13
5 12
6 11
7 10
89
VDD
4S
4R
4Q
3S2
3S1
3R
3Q
LOGIC SYMBOL
(1)
1R
(2)
1S1
(3)
1S2
(5)
2R
(6)
2S
(10)
3R
(11)
3S1
(12)
3S2
(14)
4R
(15)
4S
R
S1
S1
R
S2
R
S3
S3
R
S4
(4)
1Q
(7) 2Q
(9)
3Q
(13)
4Q
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
S1
S2
QS
Q
1
1 page  
AC ELECTRICAL CHARACTERISTICS 2
(VDD = 5.0V ±10%; VSS = 0V 1, -55°C < TC < +125°C); Unless otherwise noted, Tc is per the temperature range ordered.
SYMBOL
PARAMETER
MINIMUM
MAXIMUM
UNIT
tPLH S to Q
tPHL S to Q
tPHL R to Q
tW Minimum pulse width
S low
R low
1 15 ns
1 18 ns
1 17 ns
8 ns
Notes:
1. Maximum allowable relative shift equals 50mV.
2. All specifications valid for radiation dose ≤ 1E6 rads(Si).
5
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet UT54ACS279.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| UT54ACS27 | Triple 3-Input NOR Gates | Aeroflex Circuit Technology |
| UT54ACS273 | Octal D-Flip-Flops |  ETC |
| UT54ACS273 | Octal D-Flip-Flops | Aeroflex Circuit Technology |
| UT54ACS273E | Octal D-Flip-Flops | Aeroflex Circuit Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |