DataSheet.es    


PDF CH7202 Data sheet ( Hoja de datos )

Número de pieza CH7202
Descripción MPEG to TV Encoder with 8-bit Input
Fabricantes ETC 
Logotipo ETC Logotipo



Hay una vista previa y un enlace de descarga de CH7202 (archivo pdf) en la parte inferior de esta página.


Total 16 Páginas

No Preview Available ! CH7202 Hoja de datos, Descripción, Manual

CHRONTEL
CH7202
MPEG to TV Encoder with 8-bit Input
Features
• Outputs NTSC, PAL (B,D,G,H,I) and PAL-M (NTSC-
J or PAL-60 available as options)
• 8-bit YCrCb (4:2:2) input format
• Master or slave mode operation
• Triple 9-bit DAC for composite and S-video output
• 27 MHz DAC operating frequency eliminates
the need for 1/sinc(x) correction filter
• Low-jitter phase-locked loop circuitry operates using a
low-cost 14.31818 MHz crystal
• 40.5 or 33.9 MHz video decoder clock output
• 16.934 or 11.289 MHz audio decoder clock output
• 13.5 MHz and 27 MHz video pixel clock outputs
• Internal 4.6 MHz (m ax) luminance and 1.3 MHz
chrom inance filters
• Sub-carrier genlocked to HSYNC* and VSYNC*
• Sleep mode
• CMOS technology in 44-pin PLCC
• 5V single-supply operation
Description
The CH7202 video encoder integrates a dual PLL clock
generator and a digital NTSC/PAL video encoder. By
generating all essential clock signals for MPEG
playback, and converting digital video inputs to either
NTSC or PAL video signals, the CH7202 is an essential
component of any low-cost solution for video-CD
playback machines.
The CH7202 dual PLL clock synthesizer generates all
clocks and timing signals from a 14.31818 MHz
reference crystal (see application note 19 “Tuning
Clock Outputs” for selection and tuning of the 14.31818
MHz crystal). The CH7202 will accept HSYNC*,
VSYNC*, and 2XPCLK clock inputs during slave
mode operation. Timing signals from the PLLs can be
used to generate the horizontal and vertical sync signals
which enable operating the CH7202 in master mode.
The fully digital video encoder is pin-programmable to
generate either a 525-line NTSC or a 625-line PAL
compatible video signal. It also features a logic
selectable sleep mode which turns the encoder off while
leaving both PLL’s running.
MOD 0
MOD 1
FS
YCSWAP C bSWAP
VDD
AVDD
R SET
M/S*
YC[7 :0],
H SYNC*
VSYNC*
PCLK
2XPC LK
DCLK
AC LK
8
I NTE RFACE
BL AN KING
H ,V SYNC
GEN ERATO R
L INE AR
INTE RP OLATO R
S TAT E
M ACHI NE
1/ 2
PLL1
PLL2
OSC
Y
FILTER
M
U
X
U
FILTER
M
U
X
X
IR EF
DAC
Σ DAC
Σ DAC
V
FILTER
M
U
X
X
B LA NKIN G
COL O R-B URST
CO NT RO L
S IN + COSINE
GEN ER ATOR
201-0000-030 Rev 2.0, 6/2/99
XI XO/FIN
GN D
A GN D
Figure 1: Functional Block Diagram
Y
C VBS
C
1

1 page




CH7202 pdf
CHRONTEL
CH7202
MPEG Decoder
and
System Controller
25
M/ S*
8 11 - 18
Y C[ 7:0 ]
1 ACLK
41 DCLK
43 2XPCLK
39 PCLK
37 VSYNC*
35 HSYNC*
7
YCSWAP
10
CbS WAP
9
MOD1
38
MOD0
CH7202
27 pF2
14.318
MHz
27 pF2
3
X O/FIN
4
XI
Ferrite Bead1
32
Y
75
Ferrite Bead1
C 30
75
Ferrite Bead1
31
CVBS
75
28
RSE T
360
FS 8 JUMPER
Figure 3: CH7202 Interface Diagram
Note:
Note:
1. Please refer to the Optional Output Filter diagram below.
2. The proper value of these capacitors depends on the crystal manufacturer’s specifications. Please refer to AN06 for the
details of the calculation.
Y, C, CVBS
75
47 pF
1.2 µH
150 pF
1.2 µH
270 pF
O UTP UT
Figure 4: Optional Output Filter
201-0000-030 Rev 2.0, 6/2/99
5

5 Page





CH7202 arduino
CHRONTEL
CH7202
Color / Level
Wh ite
Yellow
Cyan
Green
Magenta
Red
Blue
Black
Blank
mA
2264.5.690
2242.5.895
2119.3.805
1198.3.011
1165.1.523
1143.1.549
1118797..0...00745.0084499
V
0000....999892257227
0000....767747925994
0.571
000...655030616
0.393
00000.....432321382838471
COLOR BARS :
Sync
00.0.500 00..000109
Note: 1 100% amplitude, 100% saturation color bars are shown
Note: 2 Vref = 1.235V, RSET = 360, 75doubly terminated load
Figure 10: NTSC Y (Luminance) Output Waveform
Color / Level
Wh ite
Yellow
Cyan
Green
Magenta
Red
Blue
Black
Bllank
mA V
2264.8.630 10..090262
2242.6.895 00..982567
211.91.985 00..779455
191.80.511 00..761759
1155.7.203 00..558791
1133.5.479 00..550096
101.02.149 00..338933
8..0784 00..330237
7.49 0.281
COLOR BARS :
Sync
00..0500 0.01009
Note: 1 100% amplitude, 100% saturation color bars are shown
Note: 2 Vref = 1.235V, RSET = 360, 75doubly terminated load
Figure 11: PAL Y (Luminance) Video Output Waveform
201-0000-030 Rev 2.0, 6/2/99
11

11 Page







PáginasTotal 16 Páginas
PDF Descargar[ Datasheet CH7202.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CH7202MPEG to TV Encoder with 8-bit InputETC
ETC
CH7203MPEG to TV Encoder with 16-bit InputETC
ETC

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar