DataSheet.es    


PDF CDP1802AC Data sheet ( Hoja de datos )

Número de pieza CDP1802AC
Descripción High-Reliability CMOS 8-Bit Microprocessor
Fabricantes Intersil Corporation 
Logotipo Intersil Corporation Logotipo



Hay una vista previa y un enlace de descarga de CDP1802AC (archivo pdf) en la parte inferior de esta página.


Total 8 Páginas

No Preview Available ! CDP1802AC Hoja de datos, Descripción, Manual

CDP1802AC/3
March 1997
High-Reliability CMOS 8-Bit Microprocessor
[ /Title
(CDP1
802AC
/3)
/Sub-
ject
(High-
Reli-
ability
CMOS
8-Bit
Micro-
proces-
sor)
/Autho
r ()
/Key-
words
(Inter-
sil
Corpo-
ration,
8-bit
micro-
proces-
sors, 8
bit
micro-
proces-
sors,
periph-
erals)
/Cre-
ator ()
/DOCI
NFO
pdf-
mark
Features
Description
• For Use In Aerospace, Military, and Critical Industrial
Equipment
• Minimum Instruction Fetch-Execute Time of 4.5µs
(Maximum
= +25oC
Clock
Frequency
of
3.6MHz)
at
VDD
=
5V,
TA
• Operation Over the Full Military
Temperature Range . . . . . . . . . . . . . . . -55oC to +125oC
• Any Combination of Standard RAM and ROM Up to
65,536 Bytes
• 8–Bit Parallel Organization With Bidirectional Data
Bus and Multiplexed Address Bus
• 16 x 16 Matrix of Registers for Use as Multiple Pro-
gram Counters, Data Pointers, or Data Registers
• On-Chip DMA, Interrupt, and Flag Inputs
• High Noise Immunity . . . . . . . . . . . . . . . . . . 30% of VDD
Ordering Information
PACKAGE
TEMP. RANGE
(oC)
5V - 3.2MHz
PKG
NO.
SBDIP
-55 to 125
CDP1802ACD3 D40.6
The CDP1802A/3 High-Reliability LSI CMOS 8-bit register
oriented Central-Processing Unit (CPU) is designed for use
as a general purpose computing or control element in a wide
range of stored-program systems or products.
The CDP1802A/3 includes all of the circuits required for
fetching, interpreting, and executing instructions which have
been stored in standard types of memories. Extensive
input/output (I/O) control features are also provided to facili-
tate system design.
The 1800 Series Architecture is designed with emphasis on
the total microcomputer system as an integral entity so that
systems having maximum flexibility and minimum cost can be
realized. The 1800 Series CPU also provides a synchronous
interface to memories and external controllers for I/O devices,
and minimizes the cost of interface controllers. Further, the I/O
interface is capable of supporting devices operating in polled,
interrupt-driven, or direct memory-access modes.
The CDP1802AC/3 is functionally identical to its predeces-
sor, the CDP1802. The “A” version includes some perfor-
mance enhancements and can be used as a direct
replacement in systems using the CDP1802.
This type is supplied in 40 lead dual-in-line sidebrazed
ceramic packages (D suffix).
Pinout
CDP1802AC/3 (SBDIP)
TOP VIEW
CLOCK 1
WAIT 2
CLEAR 3
Q4
SC1 5
SC0 6
MRD 7
BUS 7 8
BUS 6 9
BUS 5 10
BUS 4 11
BUS 3 12
BUS 2 13
BUS 1 14
BUS 0 15
VCC 16
N2 17
N1 18
N0 19
VSS 20
40 VDD
39 XTAL
38 DMA IN
37 DMA OUT
36 INTERRUPT
35 MWR
34 TPA
33 TPB
32 MA7
31 MA6
30 MA5
29 MA4
28 MA3
27 MA2
26 MA1
25 MA0
24 EF1
23 EF2
22 EF3
21 EF4
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
3-30
File Number 1441.2

1 page




CDP1802AC pdf
CDP1802AC/3
Dynamic Electrical Specifications CL = 50pF, Timing Measurement at 0.5 VDD Point
-55oC TO +25oC
PARAMETERS
Progagation Delay Times, tPLH, tPHL
Clock to TPA, TPB
VDD (V)
MIN
5-
MAX
275
Clock-to-Memory High Address Byte, tPLH, tPHL
5
Clock-to-Memory Low Address Byte Valid, tPLH, tPHL
5
Clock to MRD, tPLH, tPHL
5
Clock to MWR, tPLH, tPHL
5
Clock to (CPU DATA to BUS) Valid, tPLH, tPHL
5
Clock to State Code, tPLH, tPHL
5
Clock to Q, tPLH, tPHL
5
Clock to N (0 - 2), tPLH, tPHL
5
Interface Timing Requirements (Note 5)
Data Bus Input Setup, tSU
5
Data Bus Input Hold, tH
5
DMA Setup, tSU
5
DMA Hold, tH
5
Interrupt Setup, tSU
5
Interrupt Hold, tH
5
WAIT Setup, tSU
5
EF1-4 Setup, tSU
5
EF1-4 Hold, tH
5
Required Pulse Width Times
CLEAR Pulse Width, tWL
5
CLOCK Pulse Width, tWL
5
NOTE:
5. Minimum input setup and hold times required by Part CDP1802AC/3.
- 725
- 340
- 340
- 275
- 430
- 440
- 375
- 400
10 -
175 -
10 -
200 -
10 -
175 -
30 -
20 -
100 -
150 -
140 -
+125oC
MIN MAX
UNITS
- 370 ns
- 950 ns
- 425 ns
- 425 ns
- 370 ns
- 550 ns
- 550 ns
- 475 ns
- 525 ns
10 -
230 -
10 -
270 -
10 -
230 -
30 -
20 -
135 -
ns
ns
ns
ns
ns
ns
ns
ns
ns
200 -
185 -
ns
ns
3-34

5 Page










PáginasTotal 8 Páginas
PDF Descargar[ Datasheet CDP1802AC.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CDP1802ACMOS 8-Bit MicroprocessorsIntersil Corporation
Intersil Corporation
CDP1802ACMOS 8-Bit MicroprocessorGE
GE
CDP1802ACHigh-Reliability CMOS 8-Bit MicroprocessorIntersil Corporation
Intersil Corporation
CDP1802ACCMOS 8-Bit MicroprocessorGE
GE

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar