DataSheet.es    


PDF CLC5902VLA Data sheet ( Hoja de datos )

Número de pieza CLC5902VLA
Descripción Dual Digital Tuner/AGC
Fabricantes National Semiconductor 
Logotipo National Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de CLC5902VLA (archivo pdf) en la parte inferior de esta página.


Total 28 Páginas

No Preview Available ! CLC5902VLA Hoja de datos, Descripción, Manual

N
May 1999
CLC5902
Dual Digital Tuner/AGC
0
0
General Overview
The CLC5902 Dual Digital Tuner/AGC IC is a two channel digital
downconverter (DDC) with integrated automatic gain control
(AGC). The CLC5902 is a key component in the Diversity
Receiver Chipset (DRCS) which includes one CLC5902 Dual
Digital Tuner/AGC, two CLC5956 12-bit analog-to-digital
converters (ADCs), and two CLC5526 digitally controlled variable
gain amplifiers (DVGAs). A block diagram for a Diversity
Receiver Chipset based narrowband communications system is
shown in Figure 1. This system allows direct IF sampling of signals
up to 300MHz for enhanced receiver performance and reduced
system costs.
The CLC5902 offers high dynamic range digital tuning and
filtering based on hard-wired digital signal processing (DSP)
technology. Each channel has independent tuning, phase offset, and
gain settings. Channel filtering is performed by a series of three
filters. The first is a 4-stage Cascaded Integrator Comb (CIC) filter
with a programmable decimation ratio from 8 to 2048. Next there
are two symmetric FIR filters, a 21-tap and a 63-tap, both with
programmable coefficients. The first FIR filter decimates the data
by 2, the second FIR decimates by either 2 or 4. Channel filter
bandwidth at 52MSPS ranges from ±650kHz down to ±1.3kHz.
The CLC5902’s AGC controller monitors the ADC output and
controls the ADC input signal level by adjusting the DVGA setting.
AGC threshold, deadband+hysteresis, and the loop time constant
are user defined. Total dynamic range of greater than 120dB full-
scale signal to noise can be achieved with the Diversity Receiver
Chipset.
Features
n 52MSPS Operation
n Two Independent Channels with
14-bit inputs
n Greater than 100 dB image rejec-
tion
n Greater than 100 dB spurious free
dynamic range
n 0.02 Hz tuning resolution
n User Programmable AGC
n Channel Filters include a Fourth
Order CIC followed by 21-tap and
63-tap Symmetric FIRs
n FIR filters process 21-bit Data
with 16-bit Programmable Coeffi-
cients
n Flexible output formats include
12-bit Floating Point or 8, 16, 24,
and 32 bit Fixed Point
n Serial and Parallel output ports
n JTAG Boundary Scan
n 8-bit Microprocessor Interface
n 380mW/channel, 52 MHz, 3.3V
n 128 pin PQFP package
Applications
n Cellular Basestations
n Satellite Receivers
n Wireless Local Loop Receivers
n Digital Communications
CLC5526
LC
IF A DVGA
IF B
CLK
DVGA
LC
CLC5956
ADC
12
ADC
4
12
CLC5902
Dual Digital
Tuner/AGC
Figure 1
Diversity Receiver Chipset Block Diagram
©1999 National Semiconductor Corporation
SerialOutA/B
SerialOutB
SCK
SFS
RDY
ParallelOutput[15..0]
ParallelOutputEnable
ParallelSelect[2..0]
Rev. 3.05 May 27, 1999

1 page




CLC5902VLA pdf
Package Dimensions
Dimension are in millimeters
Figure 3
CLC5902 Package Dimensions
DETAIL A
©1999 National Semiconductor Corporation
5
Rev. 3.05 May 27, 1999

5 Page





CLC5902VLA arduino
TCK
tPLH,tPHL
TDO, D
TCK
D
tPZH
tPHZ
TCK
TDO
tPZL
TCK
tWL
TMS, TDI, D
tS
tPLZ
1/JTAGfmax
tH
tWH
Figure 13 CLC5902 JTAG Port Timing
CE
WR
RD
A[7:0]
D[7:0]
tCSU
CE
WR
RD
A[7:0]
D[7:0]
CE
WR
A[7:0]
D[7:0]
tCSU
tCSU
CE
WR
A[7:0]
D[7:0]
tCSU
Figure 14 CLC5902 Control I/O Timing
©1999 National Semiconductor Corporation
tCDLY
READ CYCLE; NORMAL MODE
tCSPW
WRITE CYCLE; NORMAL MODE
tCDLY
READ CYCLE; RD HELD LOW
tCSPW
WRITE CYCLE; RD HELD LOW
11
tCHD
tCZ
tCHD
tCHD
tCZ
tCHD
Rev. 3.05 May 27, 1999

11 Page







PáginasTotal 28 Páginas
PDF Descargar[ Datasheet CLC5902VLA.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CLC5902VLADual Digital Tuner/AGCNational Semiconductor
National Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar