DataSheet.es    


PDF WM1811A Data sheet ( Hoja de datos )

Número de pieza WM1811A
Descripción Multi-Channel Audio Hub CODEC
Fabricantes Wolfson Microelectronics 
Logotipo Wolfson Microelectronics Logotipo



Hay una vista previa y un enlace de descarga de WM1811A (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! WM1811A Hoja de datos, Descripción, Manual

w
WM1811A
Multi-Channel Audio Hub CODEC for Smartphones
DESCRIPTION
FEATURES
The WM1811A[1] is a highly integrated ultra-low power hi-fi
CODEC designed for smartphones and other portable devices
rich in multimedia features.
An integrated stereo Class D speaker driver and Class W
headphone driver minimize power consumption during audio
playback.
The device requires only two voltage supplies, with all other
internal supply rails generated from integrated LDOs.
Stereo full duplex asynchronous sample rate conversion and
multi-channel digital mixing combined with powerful analogue
mixing allow the device to support a huge range of different
architectures and use cases.
A programmable parametric EQ provides speaker compensation
in the digital playback paths. The dynamic range controller can
be used in record or playback paths for maintaining a constant
signal level, maximizing loudness and protecting speakers
against overloading and clipping.
A smart digital microphone interface provides power regulation,
a low jitter clock output and decimation filters for up to two digital
microphones. Microphone activity detection with interrupt is
available.Low power jack detection is supported via a dedicated
input pin. Impedance sensing and measurement is provided for
external accessory / push-button detection.
Fully differential internal architecture and on-chip RF noise filters
ensure a very high degree of noise immunity. Active ground loop
noise rejection and DC offset correction help prevent pop noise
and suppress ground noise on the headphone outputs.
24-bit 2-channel hi-fi DAC and 2-channel hi-fi ADC
100dB SNR during DAC playback (‘A’ weighted)
Smart MIC interface
- Power, clocking and data input for up to two digital MICs
- High performance analogue MIC interface
- MIC activity detect & interrupt allows processor to sleep
- Low power jack detection support
- Impedance sensing for accessory / push-button detection
2W stereo (2 x 2W) Class D speaker driver
Capless Class W headphone drivers
- Integrated charge pump
- 5.3mW total power for DAC playback to headphones
4 Line outputs (single-ended or differential)
BTL Earpiece driver
Digital audio interfaces for multi-processor architecture
- Asynchronous stereo duplex sample rate conversion
- Powerful mixing and digital loopback functions
ReTuneTM Mobile 5-band, 4-channel parametric EQ
Dynamic range controller
Dual FLL provides all necessary clocks
- Self-clocking modes allow processor to sleep
- All standard sample rates from 8kHz to 96kHz
Active noise reduction circuits
- DC offset correction removes pops and clicks
- Ground loop noise cancellation
Integrated LDO regulators
80-ball W-CSP package (4.158 x 3.876 x 0.607mm)
APPLICATIONS
Smartphones and music phones
Portable navigation
Tablets, eBooks
Portable Media Players
WOLFSON MICROELECTRONICS plc
[1] This product is protected by Patents US 7,622,984, US 7,626,445, and GB 2,469,345
Production Data, August 2014, Rev 4.2
Copyright 2014 Wolfson Microelectronics plc

1 page




WM1811A pdf
Production Data
WM1811A
BCLK AND LRCLK CONTROL....................................................................................................................................................189 
CONTROL INTERFACE CLOCKING ..........................................................................................................................................190 
FREQUENCY LOCKED LOOP (FLL) ..........................................................................................................................................190 
FREE-RUNNING FLL CLOCK.....................................................................................................................................................196 
GPIO OUTPUTS FROM FLL .......................................................................................................................................................197 
EXAMPLE FLL CALCULATION...................................................................................................................................................198 
EXAMPLE FLL SETTINGS..........................................................................................................................................................199 
SAMPLE RATE CONVERSION............................................................................................... 200 
SAMPLE RATE CONVERTER 1 (SRC1) ....................................................................................................................................200 
SAMPLE RATE CONVERTER 2 (SRC2) ....................................................................................................................................200 
SAMPLE RATE CONVERTER RESTRICTIONS ........................................................................................................................201 
SAMPLE RATE CONVERTER CONFIGURATION ERROR INDICATION .................................................................................201 
CONTROL INTERFACE .......................................................................................................... 202 
POP SUPPRESSION CONTROL............................................................................................ 205 
DISABLED LINE OUTPUT CONTROL........................................................................................................................................205 
LINE OUTPUT DISCHARGE CONTROL ....................................................................................................................................206 
VMID REFERENCE DISCHARGE CONTROL............................................................................................................................206 
INPUT VMID CLAMPS ................................................................................................................................................................206 
LDO REGULATORS ................................................................................................................ 207 
REFERENCE VOLTAGES AND MASTER BIAS .................................................................... 209 
POWER MANAGEMENT......................................................................................................... 211 
THERMAL SHUTDOWN.......................................................................................................... 215 
POWER ON RESET ................................................................................................................ 216 
SOFTWARE RESET AND DEVICE ID.................................................................................... 218 
REGISTER MAP ......................................................................................................... 219 
REGISTER BITS BY ADDRESS ............................................................................................. 230 
APPLICATIONS INFORMATION ............................................................................... 312 
RECOMMENDED EXTERNAL COMPONENTS..................................................................... 312 
AUDIO INPUT PATHS.................................................................................................................................................................312 
HEADPHONE OUTPUT PATH....................................................................................................................................................313 
EARPIECE DRIVER OUTPUT PATH..........................................................................................................................................314 
LINE OUTPUT PATHS ................................................................................................................................................................314 
POWER SUPPLY DECOUPLING ...............................................................................................................................................315 
CHARGE PUMP COMPONENTS ...............................................................................................................................................316 
MICROPHONE BIAS CIRCUIT ...................................................................................................................................................316 
EXTERNAL ACCESSORY DETECTION COMPONENTS ..........................................................................................................318 
CLASS D SPEAKER CONNECTIONS ........................................................................................................................................320 
RECOMMENDED EXTERNAL COMPONENTS DIAGRAM .......................................................................................................321 
DIGITAL AUDIO INTERFACE CLOCKING CONFIGURATIONS ........................................... 323 
PCB LAYOUT CONSIDERATIONS......................................................................................... 326 
CLASS D LOUDSPEAKER CONNECTION ................................................................................................................................326 
PACKAGE DIMENSIONS........................................................................................... 327 
IMPORTANT NOTICE ................................................................................................ 328 
ADDRESS: ............................................................................................................................... 328 
REVISION HISTORY .................................................................................................. 329 
w
PD, August 2014, Rev 4.2
5

5 Page





WM1811A arduino
Production Data
WM1811A
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or
beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical
Characteristics at the test conditions specified.
ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage
of this device.
Wolfson tests its package types according to IPC/JEDEC J-STD-020 for Moisture Sensitivity to determine acceptable storage
conditions prior to surface mount assembly. These levels are:
MSL1 = unlimited floor life at <30C / 85% Relative Humidity. Not normally stored in moisture barrier bag.
MSL2 = out of bag storage for 1 year at <30C / 60% Relative Humidity. Supplied in moisture barrier bag.
MSL3 = out of bag storage for 168 hours at <30C / 60% Relative Humidity. Supplied in moisture barrier bag.
The Moisture Sensitivity Level for each package type is specified in Ordering Information.
CONDITION
MIN MAX
Supply voltages (AVDD1, DBVDD2, DBVDD3)
Supply voltages (AVDD2, DCVDD, DBVDD1)
-0.3V
-0.3V
+4.5V
+2.5V
Supply voltages (CPVDD)
Supply voltages (SPKVDD1, SPKVDD2, LDO1VDD)
Voltage range digital inputs (DBVDD1 domain)
-0.3V
-0.3V
AGND -0.3V
+2.2V
+7.0V
DBVDD1 +0.3V
Voltage range digital inputs (DBVDD2 domain)
Voltage range digital inputs (DBVDD3 domain)
AGND -0.3V
AGND -0.3V
DBVDD2 +0.3V
DBVDD3 +0.3V
Voltage range digital inputs (DMICDAT)
Voltage range analogue inputs(AVDD1 domain)
Voltage range analogue inputs (MICDET, LINEOUTFB)
AGND -0.3V
AGND -0.3V
AGND -0.3V
AVDD1 +0.3V
AVDD1 +0.3V
AVDD1 +0.3V
Voltage range analogue inputs (HPOUT1FB)
Voltage range analogue inputs (JACKDET)
See note 1
AGND -0.3V
CPVOUTN - 0.3V
AGND +0.3V
AVDD2 +0.3V
Ground (DGND, CPGND, SPKGND1, SPKGND2, REFGND, HP2GND)
Operating temperature range, TA
Junction temperature, TJMAX
Storage temperature after soldering
AGND -0.3V
-40ºC
-40ºC
-65ºC
AGND +0.3V
+85ºC
+150ºC
+150ºC
Notes:
1. CPVOUTN is an internal supply rail, generated by the WM1811A Charge Pump. The CPVOUTN voltage may vary between
AGND and -CPVDD.
w
PD, August 2014, Rev 4.2
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet WM1811A.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
WM1811AMulti-Channel Audio Hub CODECWolfson Microelectronics
Wolfson Microelectronics

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar